A placement algorithm for very large scale integration. by Li, Wai-ting. & Chinese University of Hong Kong Graduate School. Division of Computer Science.
A PLACEMENT ALGORITHM FOR
VERY LARGE SCALE INTEGRATION
RESEARCH THESIS
Submitted to the Computer Science Department, the
Chinese University of Hong Kong, in partial
fulfilment of the requirements for the Degree of
Master of Philosophy
by LI WAI TING, June 1987.

ACKNOWLEDGEMENT
It is a pleasure to thank all the people who helped
to make this thesis possible. To Dr. Yiu-Sang Moon for
reading various parts of the drafts and pointing out the
ambiguities. To Mr. Kin-Hong Lee for providing technical
advices from a circuit designer's point of view. To Dr.
Man-Tak Shing for providing a divide and conquer algorithm
to the rectilinear.steiner tree problem and finally to
Motorola (H. K.) for supplying the author a set of real
data.
ABSTRACT
In this thesis, the placement problem of random cells
in integrated circuit layout using very large scale
integration is attacked. The cells are taken as
rectangular, in shape but irregular in size. Previous
attempts to the problem are reviewed and a new algorithm
is invented to deal with the problem with particular
emphasis on the bin packing of the cells of various sizes
to reduce the overall dead spaces generated by the
resultant placement. The developed algorithm is a divide
and conquer approach including totally seven phases: the
partitioning phase, the bin packing phase, the shrinking
phase, the critical path analysis phase, the blockwise
exchange phase, the force directed pairwise exchange phase
and the shifting phase. In the algorithm, the goals,
minimizing total wiring length and minimizing total dead
spaces, are pursued. Each phase on the algorithm
therefore aims at one of the above two goals.
The channel contraint graphs [Lauther79] are extended
to model dead spaces of a placement. As a result, a
procedure.-is derived to compact an initial placement by
shifting of the critical cells in the initial placement..
Results show that the shifting phase is very efficient in
reducina the size of an initial placement.
The placement algorithm has been coded in VAX PASCAL
for testing. The program runs under operating system VMS
on a VAX 780 machine. In this thesis, different examples
are derived to show the essences o.f the algorithm and
finally, a set of real data with 275 cells and 163 signal
nets is employed to test the algorithm. Result shows that
the resultant placement generated by the algorithm is
quite compact in size, but is not as good-as the one
derived by a human circuit designer using a fully custom
approach. However, execution time of the algorithm is far
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PREFACE
This thesis includes 5 chapters and 1 appendix.
Chapter 1 describes the Placement Problem and
highlights its ill-structureness. It ends with formal
definitions of two related classical problems.
.Chapter 2 is a review of different placement
techniques including..: the constructive initial placement
approach, the iterative improvement approach, the branch
and bound approach, the partitioning. approach and the
clustering approach.
Chapter 3 is a description of the developed
algorithm. A brief description on partitioning and
related modifications can be found in this chapter. Each
phase of the algorithm is described briefly in this
chapter.
Chapter 4 contains examples to, test the performance
of the algorithm. Evaluation and comparison are made
based on the examples.
Chanter 5 contains the conclusion,




The term, INTEGRATED CIRCUIT, refers to the
INTEGRATION of a set of discrete electronic devices, such
as capacitors, transistors and resistors on a silicon
wafer to perform certain CIRCUIT functions. Very Large
Scale Integration refers to the integration of more than
8000 gates on a chip [Losleben80].
During the design of hardware circuits, different
types of objectives necessitate different types of
abstractions. For example, during the manufacturing of
integrated circuits, the basic components used in circuit
design, such as AND gates, OR gates are further reduced to.
more primitive units diodes, transistors, capacitors
and resistors. All these primitive components will be
integrated on a SILICON WAFER using LSI and VLSI
technologies based on a predefined layout of the designed
circuit. This layout is widely known as an artwork or a
mask [Soukup81]. A silicon chip usually consists of two
layers, one may be metal and the other may be polysilicon,
depending on the technology used. Conductive paths are
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ususally laid on these two layers with vertical wires
being-laid on the polysilicon layer and horizontal wires
being laid on the metal layer or vice versa, in order to
avoid wire crossing in the same layer [Chao8l].
Connections between segments of paths resident on
different layers are done through VIAS. A via is a
feedthrough between two conductive layers. Refer to
Fig. 1-1. Line segment AB and line segment CD represent
two segments of an electrical common wire on two different
layers of a silicon chip and are joined together by the
via BC.
In circuit layout, a designer is no longer interested
in mapping logic functions to logic primitives. Instead,
a physical design level abstraction is imposed to
emphasize the placement of logic units and the routing of
conductive paths between different units [Yeh82]. These
two stages are referred to as the PLACEMENT PHASE and the







Fig. 1-1. A VIA ON A SILICON WAFER
1PLACEMENT PROBLEM
A good circuit layout is one that is compact in size
and that requires little materials to manufacture. In
mass production of integrated circuits, manufacturers want
to keep the total number of defective chips to a minimum.
However, the quality of a chip depends on many factors,
such as the overall heat dissipation, the total length of
the conductive paths, the total chip area, the total
number of vias used etc. Therefore, conductive paths of a
circuit integrated on a chip must be reduced to a minimum
to avoid over-heating during circuit operation.
Conductive paths therefore must be short and must be
distributed evenly on the whole chip to ensure an even
heat dissipation. Parallel conductive paths must be
separated at minimum distances and should not run in
parallel for a long distance in order to avoid electrical
interference. Furthermore, the metal layer and the
polysilicon layer have different resistivities, it is
better to place conductive paths on the metal layer than
on the polysilicon layer. Moreover, the total number of
vias used in a chip should be kept minimal because, during
manufacturing, a defective via will cut a conductive path
into two disjointed segments and therefore causes the
whole chip to become useless. All these constraints must
be satisfied during the layouts of integrated circuits.
However, using a physical level abstraction, a
circuit can be represented by a set of basic units, called
CELLS and the interconnections among the cells called
SIGNAL NETS. Each. signal net defines the connection of a
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set of electrically common 51VNAL eiNS or imniiiuLJ on the
boundaries of different cells. Pin to pin connection is
implemented by the conductive paths that are laid on the
free space of the chip. The free space is widely known as
CHANNELS or WIRING SPACE or ROUTING AREA (refer to
Fig. 1-2). All cells are laid on a virtual grid. Each
grid unit, measured in micron, represents the minimum
separation between two conductive paths. In Fig. 1-2,
there are 3 cells and 6 signal nets. Each signal pin is
represented by a tuple (Ci, Pj) where Ci stands for a cell
and P stands for a signal pin on the boundary of Ci.
Signal nets are represented by different sets with signal
pin tuples as their elements.
CELL 1
cells: 1, 2, 3
I 2
I 2 3 431








Fia. 1-2. A SAMPLE LAYOUT {(2,4),(1,1),(3,5))
A typical cell in a circuit layout is usually
simplified (with its role and function in a circuit being
ignored) as a rectangular block uniquely defined by




RATIO--- the ratio of cell length to cell width, ana the
locations of its signal pins. Such a cell may represent a
collection of smaller physical devices with high
functional dependence among them, perhaps a collection of
AND gates, OR gates being grouped together to form an
arithmetic and logic unit, or with low functional
dependence among but are being grouped together to
facilitate layout hierarchically [Preas79].
A cell is classified mainly as GATE ARRAY, STANDARD
CELL and RANDOM CELL [Losleben80, Fox86].
In.the gate array approach [Smitt81], a circuit
designer works on a partially manufactured silicon wafer.
A group of function blocks which have already been
integrated on the wafer are aligned in regular rows and
columns, as shown in Fig. 1-3. The job of. a circuit
designer is to specify the connections between these
function blocks and the connections which will
characterize these blocks in order to realize the designed
circuit. After specifying the interconnections, the wafer
will be sent to integrate the conductive paths to form a
complete chip. In this case, a cell refers to a function





Fig. 1-3. LAYOUT IN GATE ARRAY APPROACH
The advantages of the gate array approach are that
the turn around time is low because a circuit designer no
longer needs to hand place the cells and the manufacturing
cost of the chip is low because a major part of the chip
can be mass produced while a minor part is tailor-made for
special functions. However, the performance of these
chips, in terms of speed, total wiring length and chip
area, is not good mainly because the predefined cells are
not movable to compact the overall layout and therefore
conductive wires are usually longer than the other
approaches.
In the standard cell approach, a circuit designer
mainly works on a software supplied by a manufacturer
instead of on a partially manufactured wafer. The
software maintains a large cell library that includes
information-and layout details of each basic functional
unit, such as a J-K flip flop or a decoder. These
functional units are referred to as standard cells.. Each
manufacturer has his own cell library. A circuit designer
will invoke the desired cells from the cell library and
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roughly places them on a wafer displayed on a terminal and
then specifies the interconnections, among these cells.
The software will perform circuit testing, placement,
routing, layout compaction and finally generates a mask
for the circuit.
The major advantage of the standard cell approach is
that the performance of those chips implemented by
standard cells is much better than that of the gate array
approach. But one drawback of the standard cell approach
is that the standard cells in the cell library will be
shared by different circuit designers and therefore must
have predefined dimensions. Moreover, unwanted functions
may be included in the cells chosen. In practice,
standard cells are set to more or less the same height to




Fig. 1-4. LAYOUT IN STANDARD CELL APPROACH
1PLACEMENT PROBLEM
Very often, it is not cost-effective for a small
company or a small university to build its only cell
library because their designed circuits will probably be
application specific and the production volume will be
low. The cell library to be built will be large if
sharing is desired and hence it is not cost-effective.
For these circuit designers, they have to specify
everything during the design and layout of a circuit.
Thus, they can produce very compact layouts by carefully
placing each cell and routing each net. This fully custom
approach is also called the random cell approach. The
performance of those circuits implemented by the random
cell approach is the best among the three approaches
although such an approach requires higher turn around time
and higher layout costs.
In real life, the custom approach is not popular but
it has good prospect because of the good performance of
those chips implemented by this approach. Therefore, the
custom approach is only used in designing very high
performance APPLICATION SPECIFIC INTEGRATED CIRCUIT
(ASIC). When the number of devices to be integrated on a
chip using the custom approach is large, a designer
usually groups related devices to form cells as' an
abstraction.' After designing the internal of the cells,
he can consider them as black blocks and concentrates on
the layout of these black blocks. Since the cells may
have various lengths and widths, they are called random
cells.
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A group of signal pins are distributed on each cell
boundary. In the standard cell approach, cell signal pins
can only appear on the lower and the upper side of a cell.
Cell heights are more or less the same among standard
cells. Such regularity in cell shape reduces effort in
layout of a circuit. In the random cell approach, a cell
may be a collection of low functional dependence devices.
Signal pins may be distributed freely on the four sides of
a cell and there is no restriction on either cell size or
cell shape, except that all cells must be rectangular in
shape. In this thesis, attention is focused mainly on the
placement of random cells.
The placement problem in integrated circuit layout is
to decide in a systematic way the relative locations of
each function cell on a chip in order to facilitate
routing, and in the end, to produce a good circuit layout
Hanan72. The routing problem is to determine the
precise locations of the conductive paths for each
electrically common signal net based on a predefined
placement [Akers72, Hightower74].
It is hard to define a good circuit layout. In order
to evaluate the final layout of an integrated circuit,
some precise measurements were invented by past
researchers. as figures of merit, i.e., quantity figures
that reflect how promising a layout will be. Among these
measurements, the following-two are widely accepted. They
are:
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(1) the total chip area
(2) the total wiring length
In real life, other figures of merit, such as heat
dissipation, track density and total number of vias on a
chip must also be considered [Hanan72]. In many past
layout systems, such as [Quinn75] for printed circuit
boards, [Feller76] for custom LSI devices, [Schweikert76]
for standard cells and [Horng82] for random cells,
minimizing the total wiring length is considered the
dominant figure. But in layout of random cells, DEAD
SPACE, waste space generated due to irregularity of cell
shape and cell size, must also be minimized. Therefore,
minimizing the overall chip area become another widely
accepted criterion in the layout of random cells
[Preas79].
1.2 AN ILL-STRUCTURED PROBLEM
During the placement phase, the effect of relative
cell locations on the routing phase and on the final
circuit layout should be considered. If a placement
facilitates routing and results in more compact layout (in
terms of chip area or total wiring length or other figures
of merit), it is considered a,good placement, otherwise,
the current placement will be aborted and another one will
be seeked.
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Routing requires an initial placement to start with
and a placement can only be evaluated accurately after
routing of all the signal nets. Routing and placement are
thus mutually dependent. Although it is theoretically
possible to invoke a routing algorithm or a router, such
as a dogleg channel router [Deutsch76, Yoshimura83], a
hierarchial channel router [Burstein83] and a greedy
channel router [Rivest82], to route all the signal nets
and then evaluate the adequacy of a placement based on the
final circuit layout, it is not practically plausible to
abort this placement and try another one because of the
time complexity required to place thousands of cells and
to route thousands of signal nets. Placement and routing
are therefore done in two different phases in most of the
traditional layout systems in order to simplify the layout
problem. An iterative (between placement and routing)
approach to circuit layout is usually unplausible.
Even though the layout problem is divided into two
phases, the problem space in the placement phase is still
so large that an exhaustive search is impossible. Other
criteria must be adopted to evaluate a placement before
routing starts. Since, one cannot be sure that whether a
placement will turn out to be good or bad without arriving
at the final circuit layout, one can only forcast how
promising a placement would be based on some quantity
figures (these quantity figures usually coincide with the
figures that a circuit designer uses to measure the
adequacy of a layout). Therefore, during placement, some
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heuristic functions, such as minimizing total wiring
length formed by connecting minimum spanning trees for all
the signal nets on a placement or minimizing average
channel density, are invented as guidelines (but the best
tool is a router).
In fact, minimizing total wiring length or average
channel density does not necessary garantee good
placement. Not until the overall layout has been produced
can anyone make such assertion. In this circumstance, the
placement problem is an ill-structured problem. Even
though one may find a placement that optimizes the desired
heuristic figures, this placement may still be far from
being optimal. However, even the problem of finding an
optimal placement is reduced to a problem of optimizing a
set of heuristic figures, the placement problem still
turns out to be intractable for the most'-practically
useful heuristic figures, such as total wiring length and
overall chip area.
All sorts of heuristics are only means to narrow down
the search space and to avoid combinatorial explosion at
the sacrifice of accepting sub-optimal solutions. By
restricting the search space, an ill-structured problem
may be transformed into a well-structured problem.
If one adopts the criteria or the heuristic figures
of minimizing total wiring length and minimizing chip area
as figures of merit, the placement problem in the random
cell approach may be related to some classical problems in
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algorithm design [Hanan72, Markov84] the Quadratic
Assignment Problem and the Bin Packing Problem.
Mathematical models have already been set up to analyse
these two problems. However, the two problems are either
NP-complete or NP-hard,-and optimal solutions are still
intractable.
1.3 TWO RELATED CLASSICAL PROBLEMS
1.3.1 Quadratic Assignement Problem
If one considers the placement problem as an one to
one assignment of a set of cells to a set of locations on
a chip subjected to the criterion of optimizing. total
connection cost, then one of the classical problems, the
quadratic assignment problem, can been shown to be a
special case of the placement problem. Furthermore, it
has been shown to be NP-complete. The problem is defined
as follows given two sets M= (in1, m2,..., mk) and
N= (n1, n2, nr) where k r, a k by k symmetric cost
matrix C={ cij) for. elements of set M and a r by r
distance matrix D={ dij) for elements of set N. find an
one to one assignment p, of mi to certain nj such that F
is minimized where
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In the above formula, p(i) represents the assignment
for mi to an element in set N. The placement problem is
similar to a quadratic assignment problem when considering
each cell as an element in set M. Different locations on
the chip forms the set N. The cost matrix C specifies the
interconnections between signal pins on each pair of cells
in M, usually measured as the number of signal nets
between the two cells. The connection cost is thus
proportional to the distance, specified by the distance
matrix, between two locations occupied by the two cells
and their interconnections. In fact, the placement
problem is more complicated than the quadratic assignment
problem because values of an element in the cost matrix C,
cif, is not a constant but a function of the locations and
the orientations of other cells connecting cell M. and
cell mj. Quadratic assignment problem is NP-complete, and
the placement problem is also NP-complete. NP-complete
problems have been widely known to be the most difficult
problems for algorithm design [Hu80]. When the input
sizes of the problems increase, it is hard to find good
and computationally plausible solutions for this type of
problems. Most of the existing approaches to NP-complete
problems employ heuristics. The aim is no longer on
optimal solutions but on near-optimal solutions within
reasonable time. Similar phenomenon can be observed when
reviewing past approaches to placement problem, especially
when the total number of devices integrated in a chip
using VLSI technology exceeds few thousands. But, any
useful layout automation tool must handle such large input
1PLACEMENT PROBLEM
size.
1.3.2 2-Dimensional Bin Packing Problem
In random cell placement, the irregularity of cell
shapes and cell sizes may cause a large amount of dead
space generated in a placement. This problem is not
significant in the standard cell approach because the
cells are more or less the same height. As a heuristic
guideline, dead space generated should be minimized by
carefully placing each cell in the random cell approach.
If the placement problem is simplified by ignoring the
signal nets between different cells, it can be reduced to
a 2-dimensional bin packing problem. The bin packing
problem is stated as follows
Consider n cells. Each of length Li and width Wi.
Given a board of length L and width W. The bin packing
problem is to assign all the cells on some locations of
the given board, without violating the following
constraints (refer to Fig. 1-5).
or
and
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where X,, stand for the X and Y coordinate of the
center of cell 1 and stands for either Lj or. If
stands for L; then 1 must take the value of Wj. That
is, cell rotation is also considered. This mathematical
model is found in [Markov84], but now being simplified.
Fig 1-5. a BIN PACKING CONFIGURATION OF TWO CELLS
In placing random cells, L is usually proportional to
the square root of the sum of the size of all the cells
and W is computed as an aspect ratio of L. In practice, L
and W are set to minimize the overall area. It is well
known that the bin packing problem is NP-hard even for the
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1-dimensional case [Horowitz78].
If possible non-dominant factors are ignored and one
concentrates only on dead space and wiring length, the
placement problem of random cells is reduced to a
composition of quadratic assignment problem and the bin
packing problem.
Design experience shows that wiring space occupies
50%-70% of the total chip area in the standard cell layout
[Dunlop85]. In random cell layout, this percentage is
usually higher because a large amount of dead space is
generated. Due to this observation, minimizing total
wiring length will hopefully result in less routing area
and therefore tends to reduce total chip area too.
But there is obviously a point of deminishing return.
At this point, minimizing the total wiring length causes
an increase in dead space because placing highly connected
cells closely together without taking their relative
shapes and relative sizes into consideration may result in
generation of excessive dead spaces. Similarly, excessive
wiring length may be required if dead space is considered
the only figure of merit.
It is difficult to assoicate dead space with wiring
length. Dead space is measured in micron square and
wiring length is measured in micron. Although one can
transform wiring length into area by multiplying it with
value of a basic grid unit, say d (because two wires must
be separated at least of one grid unit apart to avoid
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electrical interference, one may therefore argue that a
wire of length 1 will hold up 1 x d space in a chip, but
the real problem is more complicated because part of the
dead space identified during placement may become wiring
area after routing and therefore should no longer be
treated as dead space. Moreover, after routing, the
relative locations of the cells in a placement may change
slightly (with their relative locations retained) and
cause contraction or expansion of dead space. In the
whole, the relationship between dead space and total
wiring length cannot be identified in a simple way.
In Chapter 2, different placement approaches are
reviewed and their inadequacy is pointed out. A new
algorithm, which is developed to place random cells with
particular emphasis on the bin packing problem, is
described in Chapter 3. Experiments are done`'to test the
performance of this algorithm and results are shown in
Chapter 4. Based on theresults, conclusions are stated
in Chapter 5. References are listed in Appendix I.
CHAPTER 2
REVIEW OF PLACEMENT TECHNIQUES
One of the oldest placement programs is called PRF
(placement, routing and folding) [Feller76]. In this
program, standard cells are used and are aligned in a
horizontal row. Routing is then performed to connect all
the cells. Finally, the row of cell is folded into an 'S'
shape pattern to obtain a square or rectangular chip, as
shown in Fig. 2-1(a) and Fig. 2-1(b). The aim of this
algorithm, in a single layer system, is mainly to reduce








Fig. 2-1. PLACEMENT, ROUTING AND b UWINli
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The performance of this linear approach to placement
problem is not satisfactory. As technology improves, a
silicon chip can integrate two conductive layers
(currently, technology has reached the stage that three
conductive layers can be integrated on a silicon wafer).
Wire crossing in the same layer can be avoided by aligning
parallel wire segments in each layer. Vias are then used
to join electrical common wire segments. As a result,
total wiring length is shorter and the layout is more
compact than the one -using only one conductive layer.
Therefore, two dimensional approaches were invented to
deal with the placement problem. In the following
sections, several different two dimensional approaches to
the placement problem are surveyed and some of the
heuristics used are described.
2.1 CLASSIFICATION OF PLACEMENT TECHNIQUES
2.1.1 Constructive Initial Placement Approach
The principle of CONSTRUCTIVE INITIAL PLACEMENT
approach is simple. A set of cells will be placed within
a given chip area, constructing from the initial state
with zero cell placed to the final state with all cell
placed. A partial placement may be specified as a SEED by
a circuit designer to guide the whole process. The signal
nets among the cells define the connectivity between each
pair of cells. Based on a heuristic, those cells that are
highly connected together are placed close to each other
to minimize total wiring length [Feller76, Horng8l].
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Because the constructive initial placement approach was
invented to deal with printed circuit boards and standard
cells, dead space problem is insignificant for these types
of cells. Therefore, the problems become: (1) How to
select one among the unplaced cells as the next placed
cell? (2) How to select a location or a slot within the
given chip area to place the selected cell? For the first
problem, past heuristics usually favour the selection of
an unplaced cell that has the highest connectivity with
one or all of the placed-cells [Hanan72].
The problem of finding possible locations to place
the selected cell is simple in the standard cell approach
and in the printed circuit board approach because of the
regularity of cell shape and cell size. It becomes
difficult when dealing with random cells.
Furthermore, it is hard to achieve a good placement
by the constructive initial placement approach without
involving some trial and error. Therefore, constructive
initial placement appproach is usually used together with
the iterative approach, to be discussed in section 2.1.3.
2.1.2 Branch And Bound Approach
BRANCH AND BOUND APPROACH is a classical technique in
problem solving that involves searching [Hu80, Hanan72].
Consider the problem: there are N cells to be placed in
N possible slots within a given chip area, subjected to
the criterion of minimizing total wiring length. In the
Paqe 2-4REVIEW OF PLACEMENT TECHNIQUES
branch and bound approach, one initially places a cell and
then arbitarily selects and places another cell from the
unplaced set. In Fig. 2-2, a node on the decision tree is
used to represent each decision made on selecting a
particular cell. to be placed. At the first level of the
tree, there are N nodes. When another cell is selected,









Fig. 2-2. A DECISION TREE
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After the last cell is placed, the tree grows to N
levels. The tree represents an exhaustive search. Each
path from the root to a leaf node represents a possible
permutation on selecting and placing the N given cells.
Among all these possible permutations, one or more than
one will be optimal. In the branch and bound approach, an
optimal solution may be found without expanding the whole
tree.
Each node, except those leaf nodes, represents a
partial placement. For each partial placement, a
heuristic value is generated to show how promising the
partial placement is. If a partial placement*is never
over-estimated, this value can be viewed as the lower
bound for the true value. For example, if one knows that
one-can have a placement with total wiring length equal to
k (this may be obtained initially by a random placement
and revised as better placement is obtained), one can
abort all those partial placements whose wiring lengths
are greater than k. Therefore, many branches of the
search tree will be pruned off during searching. However,
the branch and bound approach is not popular because a
good heuristic function, which is required for an
efficient pruning of useless -branches, has not been
discovered yet [Hanan72].
2.1.3 Iterative Improvement Approach
The principle of the ITERATIVE IMPROVEMENT APPROACH
stems from the trial and error approach. An initial
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placement is generated, usually by the constructive
initial placement approach, then improvement is made on
this inital placement. This may be done by the exchange
of two or more cells [Schmidt75, Shupe75, Schweikert76,
Kamikawai76, Preas79, Kambe82], or by a force directed
approach [Quinn75, Wipfler82]. If the new placement is
better than the current one, the new one will be retained
otherwise, it will be discarded. This process is repeated
until an allowable cost is exceeded or a local optimal
configuration is found. Of course, in real applications,
some means for efficient selection of cells to be
exchanged must be adopted.
In the FORCE DIRECTED APPROACH, it is observed that
connected cells should be placed close to each other while
unconnected cells may be placed far from each other. The
first observation is modelled by introducing an attractive
force between any two cells that. have interconnections
between them. Attractive force is proportional to the
distance of their separation. The second observation is
modelled by introducing a repulsive force between any two
cells that have no interconnection between them.
Repulsive- force is inversely proportional to the distance
of their separation. A set of force equations (one for
each cell) are derived based on an initial placement. New,
locations of each cell are computed so that the resultant
force acting on each cell will be zero or minimum in
absolute sense, i.e., the cells,in the new placement are
in an equilibrium state with respect to the attractive
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forces and repulsive forces acting on them.
2.1.4 Partitioning Approach
The PARTITIONING APPROACH emerged in early tus. In
fact, the partitioning approach started from a refined
heuristic on what a good placement is.
In the previous three approaches, minimizing total
wiring length is usually considered a good measurement for
a placement. However, based on practical experience, such
placements usually show densely crowded channels and
result in poor quality layout after routing. Therefore,
some researchers begin to refine their heuristics on
placement. Instead of minimizing total wiring length, now
they aim at evenly distributing the wires-on each channel.
As a result, the partitioning approach was introduced. In
the partitioning approach [Lauther79, Patel8l, Wifpler82,
Hassett82, Kozawa84], cells are repeatedly divided into
sub-groups until each sub-group is small enough to be
handled efficiently by other approaches, such as the
constructive initial placement approach and the iterative
approach.
Refer to.--Fig. 2-3. Assume an initial placement
causes cells A, B, C and D to be placed in the placement
configuration shown in Fig. 2-3 labelled as 'before
partition'. The interconnections shown are not laid down
yet but are drawn only for reference. The objective of
partitioning is to minimize the total number of signal
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nets that travel from one partition to another partition.
If cell A, B, C and D are partitioned into two groups, one
with cells A, D and the other with cells B, C (the
partition cut line is denoted by the dotted line in
Fig. 2-3), the total number of net travels from the former
partition to latter partition will be one, i.e., the net
that joins cell A to cell C. This is the minimum number
of net crossing that can be achieved by partitioning. By
minimizing net crossings, total wiring length is expected




CELL A CELL D
PARTITION CUT LINE
CELL BCELL C
AFTER PPt T11 lUN
Fig. 2-3. CIRCUIT PARTITIONING
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Since the introduction of the partitioning approach,
research attention is focused on its application on VLSI
placement. Lauther [Lauther79] considered the
partitioning of a group of cells into two sub-groups and
then alternately applied the partitioning technique on the
two sub-groups of cells until the size of each group is
one. Partitioning is done to minimize the net crossing
with little concern on cell sizes and cell shapes.
Partition cut line is set first in the vertical direction
then alternatively in the horizontal direction or in the
vertical direction. Refer to Fig. 2-4. the chip area is
partitioned into two by the vertical channel V-2 and the
two sub-areas generated are repeatedly divided into two by
the horizontal channel H-3 and H-4. The process is
repeated until eight groups of cells, A, B, C, D, E, F, G,
H are generated. Wifpler [Wifpler82] employed the
partitioning approach but used the force directed approach
to produce an initial placement. He then searched for a
partition cut line on the initial placement to partition
the set of cells into two groups. He argued that his
combined force and cut approach produced better result.
Hassett [Hassett82] adopted the partitioning approach but
allowed groups of cells to be swapped in order to minimize
total wiring length. He used a tree to store the
partitioned groups of cells. Fig. 2-5 shows the
corresponding PARTITION TREE for the partitions in
Fig. 2-4.





















Fig. 2-5. A PARTITION TREE
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2.1.5 Clustering Approach
The partitioning approach is a top down approach to
placement problem while the CLUSTERING APPROACH is a
bottom up approach [Horng82,.Akers82, Park82, Kozawa84].
Different from the constructive initial placement approach
described in section 2.1.1, the clustering approach and
the partitioning approach both aim to develop multiple
closely connected groups of cells, called MULTI-CLUSTERS.
In the clustering approach, connectivity analysis is
performed on each pair of cells. Among them, the mostly
connected pair will be selected and merged to form a
hyper-cell. The process is repeated until only one






Fig. 2-6. PLACEMENT BY THE CLUSTERING APPROACH
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A major difference between the constructive initial
placement approach and the clustering approach is that the
formal usually requires a seed and starts with only one
seed, while the latter may start with many seeds. The
constructive initial placement approach and the clustering
approach give different results. The degree of difference
depends on whether clusters of cells that should be placed
closely together are identified or not.
In both the partitioning approach and the clustering
approach, heuristic algorithms on graph partitioning may
be used to partition a set of cells by representing each
cell as a graph vertex and modelling the connections
between the cells by graph edges. Two cells on the same
signal net will introduce an undirected edge to join the
graph vertices that represent the cells. Current
clustering techniques usually base on graph theory to
analyse the connectivity among all the graph vertices.
2.2 A COMMENT OF THE PLACEMENT ALGORITHMS
Many algorithms were invented in the past two decades
to place standard cells or printed circuit boards
[Feller76, Henick76, Kamikawai76, Schmidt75, Schweikert76,
Shupe75, Smitt8l, Kambe82]. The methods or means they
employed may be classified as one of the above five
approaches or a combination of them. The difference
between algorithms belonging to the same approach mainly
lies on the different heuristic functions employed, i.e.,
how an algorithm designer interprets what a good placement
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is without involving routing. When these algorithms are
applied to place random cells, some problem emerges.
In random cell layout, cell sizes and cell shapes may
vary greatly even if the cells are rectangular in shape.
As a result, instead of taking the total wiring length as
the only figure of merit, more should be emphasized on the
dead space generated by a sub-optimal placement. This has
already been pointed out in Chapter 1.
As the shape and size of cells vary, it is quite
difficult to exchange two already placed cells without
re-construction of those data structures that represent a
placement. The fundamental work on graph representation
of a placement were done by Preas [Preas79] and Lauther
[Lauther79].
A graph, G(V,E), consists of two set of elements.
One set is called graph nodes or graph vertices, denoted
by V. Another set is called graph edge, denoted by E.
Each graph edge carries a weight. A graph edge is an
order pair (i, j) where i and j denote two different graph
vertices. Both i and j are elements of set V. If edge
(i, j) is different from edge (j, i), then the graph is
said to be a directed graph and the edges are said to be
directed edges, otherwise, it is called an undirected'
graph and the' edges are said to be undirected edges. A
source node refers to a node that has only out-going edges
but no in-coming edges and a sink node refers to a node
that has only in-coming edges but no out-going edge.
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A random cell placement is usually modelled by
several graphs. They are the vertical channel position
graph, the horizontal channel position and the channel
intersection graphs [Preas79]. Fig. 2-7(a) shows the
placement of a circuit. The length and the width of each
cell are labelled in the figure. The corresponding
channel intersection graph is shown in Fig. 2-7(b). Each
vertex on the graph represents an intersection of a
vertical channel and a horizontal channel. Cells are
drawn by dotted line. They are not part of the channel
intersection graph. Fig. 2-7(c) shows the vertical
channel position graph of Fig. 2-7(a). Each graph vertex
models the adjacency relationship between a horizontal
channel and a cell. The weight of a graph edge represents
either the channel width or the cell width. Fig. 2-7(d)
shows the horizontal channel position graph of
Fig. 2-7(a). Each graph vertex models the adjacency
relationship between a vertical channel and a cell. The
weight of a graph edge represents either the channel
length or the cell length.
Since it is usually hard to compare any two
heuristics by a mathematical analysis and therefore it is
also hard to• compare two different algorithms
mathematically. One can only judge from experiments the-
average performance of different placement algorithms for
random cells.
Review of placement techniques Pacre 2-15
(a) A PLACEMENT (b) CHANNEL INTERSECTION GRAPH
(d) HORIZONTAL CHANNEL POSITION GRAPH
fc) VERTICAL CHANNEL POSITION GRAPH
Fig. 2-7. GRAPH REPRESENTATION OF A PLACEMENT
Several researchers in the past have done valuable•
experiments on the performance of algorithms belonging to
the first four approaches. Hanan [Hanan72] considered
algorithms of the first three approaches and found that
the iterative approach is the best at that time (1972).
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Palczewski [Palczewski84]' found that the partitioning
approach is the best among the first four approaches
although execution time is unfavourable. Patel [Patel8l]
coded his algorithm (also a partitioning algorithm) and
compared its performance with some other algorithms.
Result showed that his algorithm achieved minimum total
wiring length among all the tested algorithms.
Recall that in the constructive initial placement
approach, one usually selects the mostly connected cell.to
place next. Using an artificial intelligence approach,
the problem state is an instance of the chip with placed
cells, i.e., a partial placement. A simple calculation
reveals that the problem space is O(n!) even without
taking the possible candidate locations and possible cell
movements (such as REFLECTION and ROTATION) into
consideration, where n is the total number of function
cells. In fact, the constructive initial placement
approach employs an irrevocable heuristic search approach
to the placement problem. It considers connectivity the
only heuristic figure of merit and ignores
dis-connectivity and dead space. Furthermore, results
show that a cluster will be built up around the center of
the chip while ..in th'e' paptitioning. approac.Ii,- several.
clusters will be built up on the same chip The?jat.ter is
particularly beneficial when a circuit shows distinct
connected groups. Experimental result shows .that the
partitioning approach out-performs the constructive
initial placement approach and the iterative' approach
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[Patel81,Palczewski84] when the number of function cells
and the number of signal nets are large. In other, words,
it may be concluded that a multi-cluster approach on
average is better than a single cluster approach.. The
only merit of a constructive initial placement approach is
that it is fast, usually with a complexity of 0(n2).
However, the poor performance of this approach hinders its
application on standard cells and random cells.
The iterative improvement approach is hard to apply
to the random cell placement because the irregularity of
the cell shapes and cell sizes hinders cell exchange. It
is also a heuristic search approach but now the problem
state is an instant of the chip with all cells placed,
i.e., a completed placement. A plausible move generator
of the heuristic search, may be a PAIRWISE EXCHANGE (i.e.,
exchange of a pair of cells) using heuristic such as
connectivity to guide the search. The goal state is a
configuration that. minimizes the figures of merit. The
complexity of the iterative improvement approach is
usually greater than the constructive initial placement
approach. The key question of the iterative improvement
approach is to determine the number of the placed cells
that should be selected and placed in different locations
in order to obtain a better placement during improvement.
phase. If the number of exchanged cells is not limited,
the complexity of this type of algorithms goes
expontentially. In random cell' placement, unrestricted
cell exchange requires complex re-construction of
2REVIEW OF PLACEMENT TECHNIQUES
placement graphs and, therefore, is unfavourable
The branch and bound approach is borrowed from
Operation Research. It is a general search algorithm and
a weak method in artifical intelligence. It is capable of
finding optimal solution but has been shown to be
inefficient. The branch and bound approach may be viewed
as a GENERATE AND TEST ALGORITHM with pruning by
constraints satisfaction proposed by Allen Newell and Herb
Simon. The most famous and successful application. of
search tree pruning by constraint satisfaction is on an
expert system called DENDRAL, created by the Standford
Heuristic Programming Group, for molecular structure
analysis of chemical compound [Frederick83]. In DENDRAL,
a plausible structure generator is invoked to generate
million possible chemical structures and then apply the
constraints to eliminate improper ones. The most propable
one will then be selected to analyse. The efficiency of
DENDRAL stems from the early pruning of impossible
molecular structures. Back to our branch and bound
approach, an efficient branch and bound algorithm must
prune off the branches of a search tree at the top levels.
In the branch and bound approach to the placement
problem, only one constraint .can be identified in general
--- no cell can be placed outside the boundary of the
given chip. Therefore, search tree pruning depends purely
on an accurate estimation of how promising a node is,
i.e., the lower bound of the tree node. One must consider
dead space-and wiring length during estimation of the
2REVIEW OF PLACEMENT TECHNIQUES
lower bound. Wiring length may be estimated by finding an
approximate solution to the quadratic assignment problem
[Hanan72]. If cells are placed one by one, dead space
cannot be evaluated accurately for a node unless the level
of the node is very high because a added cell may reduce
or increase the total dead space. It is hard to predict
the fluctuation of the dead space.
Pruning seems to be most efficient on the high levels
because the more the cells have been placed, the higher
will the accuracy of the estimated lower bound be. By
considering the difference between when only one cell is
placed and when nearly all cells are placed will justify
this argument. The fewer the cells placed, the harder
will the process of estimating the lower bound of a branch
be. Therefore, it seems that the placement problem with
cell added one by one is not the type of problem that is
suitable for search tree pruning.
The partitioning approach is a top down problem
solving approach.` Instead of minimzing wiring length
locally, it considers global figures of merit overall
net crossing. The partitioning approach can be viewed as
a problem space abstraction in artificial intelligence.
Consider the example [Frederick83] of driving a car from
city A to city B. Instead of using a detailed street map
to 'find the optimal path, one will propably use a map
showing only the main roads from city A to city B. One
can theoretically find an optimal path using a detail map
and perhaps only a near-optimal path using the main road
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map. But after considerating the time complexity to find
the optimal path, one will probably be satisfied with the
solution in a simplified space. The partitioning approach
is a problem reduction approach by a divide and conquer
technique to VLSI layout. After a single partition, the
problem space is reduced from 0(n!) to 0((n/2)!) with an
efficient partitioning algorithm of time complexity
O(n2log n) [Kernighan70]. The improvement is significant!
Both the partitioning approach and the clustering
approach require an initial grouping of cells. It is
usually done by some kinds of graph partitioning or
cluster analysis. However, it is already known that all
forms of graph partitioning are NP-complete problems. One
of the main problems of the partitioning approach lies on
an efficient and effective heuristic partitioning
procedure. Another problem of the partitioning approach
and the clustering approach is that it is hard to optimize
the overall dead space generated when the clusters are
grouped together to form a complete placement.
Although in the past decade, different algorithms
[Preas79, Lauther79, Horng8l, Patel8l, Hassett82,
Markov84, Kozawa84] have been developed to place random
cells. The performance of these algorihms are not very
satisfactory either because the complexity of these
algorithms are unfavourable or because they are
handicapped to optimize dead space efficiently for large
number of function cells. Thus, a new algorithm is
developed with particular emphasis on bin packing the
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cells to minimize dead space.
CHAPTER 3
A NEW ALGORITHM
The new algorithm belongs to the partitioning
approach. The partitioning approach shows several
promising features, especially if minimizing dead space
and minimizing total wiring length are adopted as goals to
pursue during placement. In chapter 1, the difficulty of
finding a balance between dead space and wiring length is
pointed out. A partitioning approach can divide the
placement problem into similar sub-problems, each of them
has small input size. During placement, a circuit
designer may aim at different goals in different stages,
perhaps minimizing total wiring length-in -one stage .and
minimizing dead space in another stage in order to balance
dead space and total wiring length.. For example, if most
sizes of the function cells are large with few
interconnections,(i.e, each cell represents a large set of
devices with low functional dependence), dead space
generated by a placement of the cells is likely to be
bigger when compared with the wiring space. Hence, in
this case, reducing dead space may be more effective than
reducing total wiring length. On the contrary, if most
sizes of the function cells are small but many connections
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exist between the cells, the wiring space generatea oy the
placment is likely to be bigger when compared with dead
space. In this case, reducing wiring length may be more
effective than reducing dead space. A divide and conquer
approach allows circuit designers to pursue different
goals. in different stages.
Furthermore, by using a divide and conquer approach,
complex modifications of placement graphs as in the
iterative approach and the constructive initial placement
approach can be localized. The new algorithm is a divide
and conquer approach and involves totally seven stages,
listed as follows:
1. Partitioning Phase aims at reducing the overall net
cut.
2. Bin Packing Phase aims at reducing the dead space of a
partition.
3. Shrinking Phase aims. at reducing the overall dead
space.
4. Critical Path Analysis Phase aims at reducing the
overall dead-space.
5. Blockwise Exchange Phase aims at reducing the total
wiring length.
6. Force-directed Pairwise Exchange Phase aims at reducing
the total wiring length.
7. Shifting Phase aims at reducing the overall dead space.
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In the following sections, each phase of the
d1Qorithm is briefly described.
3A NEW ALGORITHM
3.1 THE PARITIONING PHASE
In this phase, the goal is to minimize the total
wiring length. Instead of directly optimizing the total
wiring length of all signal nets, the number of wires
travel from one partition to another is minimized.
In circuit layout, a NET CUT refers to a set of
signal nets in a circuit that will cause the circuit to be
separated into two disjointed circuits when the signal
nets are removed. The weight of a net cut is equal to the
total number of signal nets in the net cut.
Schweikert and Kernighan's partitioning
[Schweikert72] algorithm is a partitioning algorithm based
on net cut. In developing the new algorithm, Schweikert
and Kernighan's algorithm is adopted but Fiduccia's
modification [Fiduccia82] on their algorithm is employed
to speed up the partitioning algorithm.
Assuming the existence of an initial partitioning
algorithm that divides a circuit into two partitions,
Schweikert and Kernighan's partitioning algorithm
concentrates on reducing the weight of the net cut of the
partitioned circuit. Their algorithm can be explained
simply as follows. First of all, an initial partitioning
causes a set of cells being divided' into two groups,
partition A and partition B. Refer to Fig. 3-1(a). A
group of cells, say X, from partition A and a group of
cells,. say Y, from partition B are selected such that by
exchanging the cells in group X with the cells in group Y,
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the weight. of the net cut between partitions A and 13 can
be reduced. Refer to Fig. 3-1(b).' By repeating this
select-and-exchange process, a local optimal net cut can
be obtained. Their algorithm concentrates on how to find
the group X and the group Y. If an initial partitioning
is good, their algorithm quickly arrives at the local
optimum by repeating the select-and-exchange process.




NET CUT NET .CUT
(a) BEFORE SELECT-AND-EXCHANGE (b) AFTER SELECTAND-EXCHANGE
Fig. 3-1. REDUCTION OF NET CROSSING BY SELECT-AND-EXCHANGE PROCESS
Fiduccia uses bucket sort and complex data
structures, such as double link lists, to speed up the
select-and-exchange process of Schweikert and Kernighan's
algorithm but the principle remains the same.
The paper by Dunlop [Dunlop85] on partitioning of
standard cells reports the efficiency (reduction of 30% of
the overall chip area) of a new technique, called the
terminal propagation technique (to be described in the
next section). Dunlop uses a rectilinear steiner tree
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algorithm due to Hanan [Hanan66] to implement the terminal
propagation technique. However, a rectilinear steiner
tree algorithm is. a NP-complete problem and hence it
becomes the bottleneck of Dunlop's placement algorithm.
It seems that his algorithm can be improved by aborting
the time consuming rectilinear steiner tree algorithm in
the terminal propagation technique without sacrificing the
placement quality. Therefore, a new heuristic approach is
invented to simulate the effect of the terminal
propagation technique with less computation time. On the
whole, the following modifications are made on Schweikert
and Kernighan's partitioning algorithm.
3.1.1 Initial Partitioning
Partition a set of cells initially into two subsets
before the select-and-exchange process is referred to as
INITIAL PARTITIONING. It has deterministic effects on the
rate of convergence of:a partitioning algorithm.
The objective of an initial partitioning algorithm is
the same as any partitioning algorithm, i.e., to minimize
the weight of the net cut of a partitioned circuit.
During initial partitioning, as a rule of thumb, it is
beneficial to identify closely connected clusters and
listribute them evenly into the two partitions, as shown





INITIAL PARTITIONTNG BY IDENTIFYING CLUSTERS OF CELLS
Fig.3-2
An initial partitioning algorithm must be errective
when compared with Schweikert and Kernighan's algorithm
otherwise, one may adopt a random initial `partitioning
algorithm to randomly. divide the set of cells into two
groups and employs Schweikert and Kernighan's algorithm to
improve the initial partitioning. Theoretically, a
cluster analysis algorithm, such as [Park82], can be used
to build up clusters which are then distributed evenly
into two sets. However, such kind of clustering
alogrithms has more or less the same complexity as
Schweikert and Kernighan's algorithm, therefore, it does.
not seem-worth to do so.
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Another obvious approach is to start rrom two empty
partitions, say Pa and Pb, and selects cells one by one
from the unplaced set and then place them in one of the
two partitions, each time based on the connectivity
between the cell and the two partitions. Such an initial
partitioning will be very efficient. But, the order of
cell insertion will be significant. Assume the order of
cell insertion has already been.described by an ordered
list. Let LOWER_BOUND and UPPER_BOUND be the lower bound
and the upper bound of the size of partition Pa
respectively. The size of a partition is equal to the sum
of the sizes of the cells assigned to the partition. The
LOWER BOUND and UPPER_BOUND are used to avoid all the
cells being placed into the same partition. Currently,
UPPER BOUND is set to be half of the sum of all the cell
sizes plus the size of the largest cell while.,LOWER_BOUND
is set to be half of the sum of all the cell sizes minus
the size of the largest cell. Initially, the two
parititons Pa and Pb are both empty. Following' is an
alogrithm for initial partitioning.




set size of Pa equal to 0
set size of Pb equal to 0
while order list not empty
begin
X <-- select first cell from the order list
A_X <-- compute connectivity between X and the cells in Pa
B_X <-- compute connectivity between Y and the cells in Pb
if A -X> B -X then{ the cell has more connections
with Pa}
if (size of Pa< LOWER_BOUND) then
add cell X to P
a
update size of Pa
elseif (size of Pa+ size of (X)) <UPPER_BOUND) then
add cell X to P
a
update size of Pa
else
add cell X to Pb
update size of Pb
endif
elseif B_X > A_X then{ the cell has more connections
with Pb}
if (size of Pb< LOWER_BOUND) then
add cell X to Pb
update size of Pb
elseif (size of Pb+ size of (X))< UPPER_BOUND) then
add cell X to Pb
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update size of Pb
else
add cell X to Pa
update size of Pa
endif
elseif size of Pa> size of Pb (A_X= B_X}
add cell X to Pb
update size of P b
( UPPER_BOUND will not be violated}
else{ Pa < Pb A_X= B_X}
add cell x to P
a
update size of Pa
{ UPPER_BOUND will not be violated}
endif
remove cell X from order list
end
end initial_partition
where connectivity between two cells is defined as
the total number of signal nets between the two cells.
The connectivity between a cell and a partition is the sum
of the connectivities between the cell and all the cells
in the martition.
How should the order, list be generated•? For
example, if the interconnections among cells A, B, C, D, E
and F involve three signal nets: (A, B), (A, C, D, F)
and (E, F). Cells A and F are most connected and cells B,
C, D and E are least connected. The order of cell
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insertion may be A, F, B, C, D, E (form most connected
cells to least connected cells) or E, D, C, B, F, A (from
least connected cells to most connected cells). The
latter order is adopted.
Placement of highly connected cells, such as cell A
(which connects to 4 different cells), depends on many
other cells that it connects to. But for those loosely
connected cells, such as E (which connects to only one
cell), placement of it depends on the few cells that it
connects to. For example, if E is already in partition
Pa, a circuit designer would like to place cells F and E
in the same partition to minimize net cut because cell E
and cell F are connected. The major merit of trying to
first place those cells which connects to fewer cells, is
that one may be able to partition those set of highly
connected cells into one partition and reduce the weight
of the net cut. But obviously, it is possible only when
the size of a cluster is small enough( for example,
involves 2 cells or 3 cells) to be placed within one
partition without violating the upper bound of the size of
that'artition.
Furthermore, results of experiments [Hanan72,
Patel8l] on traditional placement approaches, such as the
constructive initial placement approach, which selects the
most densely connected cell to place first, is not





During bi-partitioning, cells are partitioned into
two groups and the two partitioned groups are considered
new and independent sets. Partitioning is then repeatedly
done on each set. For example, in Fig. 3-3(a), assume
cells A, B are connected and cell B is connected to cell A
only. After two partitions, the cells are divided into
three groups and the chip is divided into 3 areas, the
first group has to be placed within area-1, the second
group has to be placed within area 2 and includes cell A,














Fig. 3-3 TERMINAL PROPAGATION TECHNIQUE
Consider the partitioning of the third group of cells
in area 3 using a horizontal'-cut line. Cell B should be
placed on the upper partition rather than on the lower
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partition because it should be close to cell A. The
effect.of cell A on the partitioning of cells assigned to
area 3 is simulated by Dunlop by propagating the signal
pin of cell A, which connects to cell B, horizontally from
the center of area 1 onto the left edge of area 3 so that
a virtual pin or virtual terminal is created on the
boundary of area 3. This virtual pin is considered fixed
in the upper part of area 3, it will only bias all the
cells that connect to it, such as cell B, to the upper
partition during partitioning. Dunlop called this
technique as terminal propagation [Dunlop85].
In the terminal propagation technique, Dunlop
connected a rectilinear steiner tree [Hanan66, Dreyfus72,
Chang72] formed by all pins on a signal net which connects
one or more pins of the cells inside the area to be
partitioned to cells outside that area. The intersection
points of this rectilinear steiner' tree to the area
boundary are treated as fixed virtual terminals, as shown
in Fig. 3-3(b). During partitioning, the partition cut
line is set arbitarily as either the horizontal center
line or the vertical center line. Since the exact
location of the partition cut line depends on the
partitioning result, a tolerance region is marked on the
edges of the area so that all virtual terminals fall in
this region will be ignored during partitioning, as shown
in.Fig. 3-3(b). Those fixed virtual terminals outside the
tolerance region will participate in partitioning and bias
all the cells that connect to them to be placed close to
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them. However, the complexity of connecting rectilinear
steiner trees, which is a NP-complete problem, becomes the
bottleneck of Dunlop's placement algorithm.
Connecting rectilinear steiner trees may be
unnecessary. For example, in area 3 of Fig. 3-3(b), the
objective is to determine whether a cell in this area
should be placed on the upper or the lower partition. The
rectilinear steiner tree used in the terminal propagation
technique gives precise locations of the propagated
terminals at the expense of more computational time. In
fact, the exact locations of the fixed virtual terminals
are unknown because the. locations of all the function
cells are not fixed yet.
A new approach is thus invented to simulate the
effect of terminal propagation. Consider Fig. 3-3(a).
For all the cells which are not included in area 3 and
which' are connected to B, compute their current positions
(their positions are taken as the centers'of the area in
which they reside). These cells are considered fixed and
partitioning is done for all the cells involved instead of
for only those cells assigned to area 3, ie, the partition
cut line is virtually extended to cut through the chip,
refer -to Fig. 3-4. This is referred to as the EXTENDED
CUT LINE APPROACH. Of course, those cells that are not
connected to any cell in area 3 will not participate in
the partitioning.
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CELL B MAY BE PLAUW IN
UPPER OR LOWER PARTITION
AREA 3
AREA 2
Fig. 3-4 EXTENDED CUT LINE APPRQACH
Because cell A is fixed and is already in the upper
partition, cell B will be biased towards the upper
partition. It seems that this approach should have more
or less the same effect as the terminal proprogation
technique but executes much faster. A sequential scan of
all the cells in the signal net. that includes cell B will
determine whether a cell is fixed or not, much faster than
connecting a rectilinear steiner tree. The question is
under what situations will the two approaches behave
differently? Consider Fig. 3-5(a), all the cells of a
signal net connecting to cell A are already resident above
the partition cut line Y. The terminal propagation
technique, using a rectilinear steiner tree approach,
creates three intersection points on the boundary of the
area and therefore introduces three fixed virtual pins.
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All these fixed virtual pins reside in the upper
partition. Recall Schweikert and Kernighan's partitioning
algorithm employs the weight of the net cut as an
optimizing figure. If cell A is placed in the lower
partition, any fixed virtual pin on the upper partition
will add a signal net to net cut. One or more fixed
virtual pins will make no difference. Therefore, in this
case, the extended cut line approach will produce the same





CELL A CUT LINE Y
CELL A MAY BE PLACID IN
UPPER OR LCWER PARTITION












F1g.3-5 DIEEERENCE BEIWEEN TERMINAL PROGATION
TECHNIQUE AND THE EXTENDed CUT LINE APPROACH
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Consider Fig. 3-5(c). The terminal propagation
technique will generate three fixed virtual pins. If cell
A is assigned to the upper partition, no net cut will be
generated by the terminal propagation technique. But,
using the extended cut line approach, three fixed pins on
the upper partition and one fixed pin on- the lower
partition will be generated, as shown in Fig. 3-5(d).
However, in this case, no matter which partition cell A is
assigned to, one and only one signal net will be added to
the net cut during partitioning. Therefore, there is a
possibility that cell A will be assigned to the lower
partition. In fact, the additional signal net is a shift
of the edge (B, C) in Fig. 3-5(c).
Consider Fig. 3-5(e), in which cell A in Fig. 3-5(c)
is assigned to the upper partition by the terminal
propagation technique. The signal net connecting the pins
of Fig. 3-5(c) are shown in solid line. Consider also
Fig. 3-5(f), cell A in Fig. 3-5(d) is assigned to the
lower partition by the extended cut line approach. The
signal'net connecting the pins of Fig. 3-5(d) are shown in
solid line. Comparing Fig. 3-5(e) and Fig. 3-5(f), one
finds the extended cut line approach and the terminal
propagation technique give different results. The
difference between the two,approaches is that the wiring
length of the signal net connecting the pins may be
lowered by a length, approximately equal to d, using the
terminal propagation technique, as shown in Fig. 3-5(f).
The different, d, depends on the locations of other
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propagated terminals. However, the locations of the
connected cells are taken approximately as the center of a
partitioned area. Thus, one cannot predict whether such
improvement is positive or negative.
It seems that it is hard to investigate how much of
the proportion of the improvement in total wiring length
claimed by the terminal propagation technique is accounted
by the case, shown in Fig. 3-5(a), when all the fixed
virtual pins of a signal net lie on one 'side of the
partition cut line. If it accounts for most of the
improvement, connecting a rectilinear steiner tree in the
terminal propagation technique is not justified because
the faster extended cut line approach achieves the same
effect. Without obvious evidence, the extended cut line
approach is adopted in the new algorithm because of
simplicity. However, the terminal propagation technique
has also been programmed to compare the performance of the
two different approaches based on experimental results.
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3.1.3 Partition Cut Line
Traditional partition algorithms repeatedly divide
the area into two sub-areas. Refer to Fig. 3-6. The
ratio between the sub-areas is proportional to the sum of
the size of the cells assigned to these areas by adjusting




Fig. 3-6 SETTING OF CUT LINE DURING PARTITIONING
where Si= size of cell i
If the cells are more or less the same size, as in
the standard cell: approach, this may be justified.
.However, when dealing with random cells using partitioning
approach, one must be careful in choosing the partition
cut line because (1) it will affect the extended cut line
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approach stated in the previous section (2) it will affect
whether-the cells assigned to an area can be successfully
bin packed within this area. If not, the area must be
enlarged and bin packing must be re-tried. On the other
hand, if a given area is too large, large amount of dead
space will be generated after bin packing the cells and,
therefore, is unfavourable.
The size of each partitioned sub-area depends on
three factors:
1. The total size of all the cells assigned to this area.
2. The connections between the cells
3. The variation of cell shapes and cell sizes.
The third factor is the most complicated one. An
observation is that it is easier to place 10 cells within
an area than placing 1 cell in the same area even when
this cell has the size equal to the sum of all the sizes
of the other 10 cells. This is an heuristic observation
h„t PPm to hold most of the time.
Given a set of cells to be- placed within an area,
there are two restrictions on the freedom of arrangement
of the cells, the length bound and the width bound of the
area. No cell can be placed outside the length bound or
the width bound of an area. For a large number of cells,
a large number of ways may be used to bin pack the cells
within the area. The effect of constraints due to the
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length bound and the width bound are much less for a
smaller set of cells. Let the degree of freedom per unit
area is defined as N/S, where N is the number of cells
assigned to a partitioned area and S is the total size of
all the cells assigned to the partitioned area.
During partitioning, if an area has a high degree of
freedom per unit area, the bin packing phase will work
more efficiently in this area and generates less dead
space. Therefore, in order to account for this
phenomenon, the partition cut line should be adjusted to
favour easy bin packing of the cells in the partition with
lower degree of freedom per unit area. The adjustment is
taken as
where 6= adjustment factor
NA= number of cell in partition A-
Ns= number of cell in partition B
SA= sum of size of cells in partition A
Sg= sum of size of cells in partition B
where 11 and 12 are
the adjusted lengths of,
the partitioned areas
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The adjustment is proportional to the difference
between the degree of freedom per unit area of two
partitions but is normalized by the sum of their degrees
of freedom per unit area.
3.1.4 Termination Criteria
Repeatedly partitioning a group of cells until the
group size is equal to 1 may produce bad results because
dead space is not considered. Therefore,.. in the new
algorithm, some criteria are used to stop the partitioning
process. Some partitioning approaches [Hassett82,
Wipfler82] stop when the total number of cells in a
partition is within a limit that can be efficiently
handled by a bin packing algorithm, for example, when the
number of cells is reduced to less than 8. But within
this set of cells, there may be still two or more tightly
connected clusters. If so, partitioning should be carried
on to further -divide the set, of cells into two densely
connected clusters. A stopping criterion thus must
balance connectivity and partition set size. A new
stopping criterion is proposed as follows:
if number of cells< size limit then
begin
compute the connection index








Connection index measures the ratio of internal
connections to external connections (Park82]. A Section
Graph, GS(Vp), associated with a vertices subset Vp of a
graph, G(V,E), is a subgraph consisting of Ip and all the
edges interconnecting the vertices in Vp. Connection
index is defined as I(Vp)/E(Vp), where I(Vp), which is
equal to the sum of weights of the edges interconnecting
Vp, is the internal connections of vertices in Vp and
E(Vp), which is equal to the sum of weights of the edges
connecting vertices of Vp to vertices of V- Vp, is the
external connections of vertices in Vn.
For each partitioned group of cells, the connection
index is computed for the graph representation*of the set
of cells with respect to the cells not in the partitioned
group. The computed value is then used to test whether
partitioning should be continued or stopped.
The SG (Section Graph) bound is a parameter used to




3.2 BIN PACKING PHASE
After the partitioning phase, cells are divided into
groups and are assigned to different partitioned areas in
the chip. The cells will be bin packed within each area.
From now on, the word block refers to a partitioned group
of cells. For blocks generated by the partitioning phase,
a greedy algorithm is invoked to bin pack the cells
assigned to this area. Signal nets within each paritition
are ignored. In this stage, the only gal, minimizing
dead space, will be pursued. The problem of bin packing a
set of cells within a partitioned area is thus formuled as
follows: Given n cells and a rectangular area of length
equal to LENGTH_BOUND and width equal'to WIDTH-BOUND, the
n cells are to be placed within the area without
overlapping. For a mathematical model, refer to section
1.2.3
3.2.1 Exhaustive Search
To solve the bin packing problem, a set of order
pairs (Xi,yi) for i= 1..n that satisfy all the
constraints listed in section 1.2.3. has to be found.
One such approach is to use an exhaustive search.
Without loss of generality, one can restrict all the
possible values of Xi. Y1 for i= 1..n to be integers.
Consider the grid formed by the board of length L and
width W. There are altogether L x W grid points. Each of
them is a possible candidate for an order pair (Xi Yi)•
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Therefore, an exhaustive search approach is just to select
N points from the grid and test whether all the specified
constraints are satisfied or not.
In fact, each grid unit can be the largest common
factor of the lengths and the widths of all the cells.
But. still, the complexity (worst case is 0((L x W)!)) of
such exhausitive search make itself practically
unplausible.
3.2.2 Graph Approach
The grid approach is an obstacle. An efficient
algorithm must abort the grid. One such approach applies
graph theory result [Preas79]. Consider the placement
configurations in Fig. 2-7(a). Two graphs, Fig. 2-7(c)
and Fig. 2-7(d), are used to represent this placement
configuration, one models the horizontal relationship and
the other models the vertical relationship of the cells in
a placement.
. By analysing these two graphs, one can determine
which path from the source to the sink is critical (ie,
the one with the largest sum of edge weights) by using a
critical path analysis method [Deo8O]. Cells that lie on
the critical path will be retrieved and exchanged.
Theoretically, by reducing the weight of the critical
path, the overall size of the chip can be decreased.
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The major obstacle of a graph model lies in the
difficulty of choosing a possible candidate location for
placing each cell. Furthermore, the order of cell
insertion will be significant because different candidate
locations will be generated as the order changes. Without
any intelligent way of choosing candidate locations, the
graph approach is just another exhaustive search, but
without arid.
3.2.3 A Greedy Approach
A greedy approach is thus adopted to handle the bin
packing problem for. each partitioned group of cells.
Among the N given cells assigned to a partition area, a
subset is found such that all cells in this subset can be
placed in a horizontal row (without violating the
LENGTH BOUND constraint) or can be placed in a vertical
row (without violating the WIDTH-BOUND constraint), as
shown in Fig. 3-7.
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Fia. 3-7. GREEDY APPROACH TO BIN PACKING
Of course, there is usually more than one possible
combinations of cells to do so. But among all these
possible combinations, there exist one that is most
promising and this one will be selected. Promising is
defined in terms of the dead space generated and will be
described later.
After placing the selected cells in a row. The
LENGTH_BOUND or the WIDTH_BOUND will be reduced to reflect
the new empty space available in this part of the chip.
This empty space is always taken as rectangular in shape
to simplify the problem. For example, the new empty space
is marked by dotted lines in Fig. 3-7 and the dead space
is shaded in Fig. 3-7.
Page 3-29A NEW ALGORITHM
Then, another subset of cells are selected from the
unplaced set and are aligned in a row without violating
the new LENGTH BOUND constraint and the new WIDTH-BOUND
constraint. This process is repeated until all the cells
are placed. The major steps of the whole algorithm are
stated as follows:
while not.all the cells have been placed do
begin
row_x<-- select-cells to be placed horizontally
without violating the LENGTH_BOUND constraint
dead_space_x <-- compute-dead-space (row-x)
row_y <-- select-cells to be placed vertically
without violating the WIDTH_BOUND constraint
dead_space_y <-- compute-dead-space (row_y)







reduce number of unplaced cells
end while
Now consider the problem for selecting a subset of
cells that is most promising to be aligned in a row.
Without loss of generality, consider four cells A, B, C
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and D with size ofA=2X2, B=4X3, C= 6X2 and
D= 4 X 5 square units. A horizontal row of cells is
selected subjected to a constraint that the LENGTH_BOUND
is equal to 14. When cell A is placed in a row, no dead
space is generated (refer to Fig. 3—8(a)). After cell C
is placed, still no dead space is generated (refer to
Fig. 3-8(b)). But when cell B is selected, 8 unit dead
space is generated (refer to Fig. 3—8(c)). Now, if cell D
is selected, the LENGTH_BOUND constraint will be violated.
Therefore, in order to align A, B and C in a row, totally
14 unit dead space will be generated. Of course, there
will be other possible combinations, for example, A, C and
D, the dead space generated will also be 14 units.
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(c)
Fig. 3-8. A- EXAMPLE ON ROW SELECTION IN BIN PACKING
Therefore, a promising selection for a subset of
cells is defined as the one that introduces the least
amount of dead space either in row or in column, thus,
called the greedy approach. In this example-, either A, C,
B or A, C, D may be selected. The select_cell function
can be implemented by a best first search [Ni,lsson81].
Each node of the search tree represents a partial
alignment of cells with node value equal to current dead
space generated.
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In the worst case, the algorithm has a complexity of
O(N!) but it is quite efficient for small value of N. For
example, if N= 16 and a square chip area, one expects
each row contains about 4 cells because the LENGTH BOUND
and WIDTH-BOUND of the area is usually taken as the square
root of the sum of all area of the cells. The worst case
for the best first search to select 4 cells to be aligned
in a row for N= 16 is 16C4 or approximately equal to N4.
After a row of cells is selected and placed, another row
of cells is selected but the overall complexity is bounded
by the first selection.
Similarly, for N= 25, a row is expected to hold
about 5 cells. Therefore, the complexity of this
algorithm will be approximately 0(N5). Unfortunately, as
N increases, the complexity of this algorithm increases
exponentially.
It is observed that this algorithm has one drawback.
It is very sensitive to the given LENGTH-BOUND and
WIDTH_BOUND and variation of cell-sizes. For example., if
the given area is rectanglar in shape, for N= 16, a row
may hold six or more cells. The worst case complexity
will approach 0(N6).' Similarly, if cell sizes vary
greatly, the worst case complexity of this algorithm
increases. The LENGTH BOUND and WIDTH BOUND' are' set
during the partitioning phase by the partition cut lines.
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Fig. 3-9 shows a placement of 16 cells after passing
the parititoning phase and the bin packing phase. The
result of the placement is still not satisfactory because
the dead space problem is handled locally within each
block and is ignored in intra-block level. The wiring
length problem is handled globally by the partitioning
phase but is ignored within each block during bin packing.
A few techniques is developed in the later phases to deal
with the above two problems.
Fig. 3-9. pLAcEmENT BY GREEDY BIN PACKING APPROACH
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3.3 SHRINKING PHASE
The bin packing phase aims at minimizing dead space
locally while the shrinking phase aims at minimizing dead
space locally and globally. The greedy approach to the
bin packing problem is very sensitive to the given length
bound and the given width bound generated by the
partitioning phase. An 'L' shape placement will form
within each area as shown in Fig. 3-9. Such L shape
placements generate a large amount of dead spaces and
hinders the reduction of overall chip length and overall
chip width. A more or less rectangular shape placement
for each subset of cells is more favourable, as shown in
Fig. 3-10.
Fig. 3-10. PLACEMENT WITH SHRINKING
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An improvement is made to reduce the dead space
generated and to transform an 'L' shape placement into
rectangular shape. This procedure is called shrinking.
First of all, notice that the dead space generated must be
normalized otherwise, one cannot determine how much dead
space is tolerable. The average cell size is taken as an
normalizing parameter. A fraction (equal to one quarter)
of the total dead space is deducted from the total bin
packing area and new LENGTH_BOUND and new WIDTH BOUND are
calculated as a ratio (delta ratio) of the current
LENGTH_BOUND and current WIDTH_BOUND. By varying the
length bound and the width bound of the area, a new




if dead space >(shrinking factor x averge cell size) then
quarter= dead space/ speed-factor{ currently set to 4
delta ratio= (1- quarter/ overall block area)
new length bound= delta ratio x old length bound
new width bound= delta ratio x old width bound
invoke bin packing algorithm
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The bin packing algorithm stated in the previous
section is then invoked with new LENGTH BOUND and new
WIDTH BOUND to re-shape the block. The process is
repeated until the above first if condition is no longer
satisfied or the bin packing algorithm aborts due to too
tight LENGTH BOUND and WIDTH BOUND. The overall chip is
then shrinked to reduce dead space. For example, the
placement in Fig. 3-9 is shrinked to Fig. 3-10. The
parameter shrinking factor is used to tune the algorithm.
It is currently set to 0.8. The larger the shrinking
factor is, the quicker will the shrinking process be. The
smaller the shrinking factor is, the more rectangular will
the bin packing result be. A procedure is then invoked to
compact the placement by eliminate dead spaces between the
blocks. After compaction, the placement in Fig. 3-10 is
shown in Fig. 3-11.
Fig. 3-11. PLACEMENT AFTER COMPACTION
Page 3-37A NEW ALGORITHM
3.4 CRITICAL PATH ANALYSIS PHASE
The shrinking phase aims to reduce intra-block dead
space while the critical path analysis phase aims to
reduce the overall dead spaces at inter-block level.
Since each chip must be rectangular in shape, the
placement formed by grouping all the bin packing solutions
for the blocks may generate a lot of dead space among the
blocks.
In a placement, the length of the placement is
bounded by a set of blocks, these blocks are called
HORIZONTAL CRITICAL BLOCKS and the width of the placement
is bounded by another set of blocks, these blocks are
called VERTICAL CRITICAL BLOCKS. These set of blocks
determine the minimum length and the minimum width of a
placement. The path along the set of vertical critical
blocks is referred to as VERTICAL CRITICAL PATH*and the
path along the set of horizontal critical blocks are
referred to as HORIZONTAL CRITICAL PATH. To further
reduce the overall chip area, vertical critical blocks and
horizontal critical blocks in a placement are identified.
For example, in Fig. 3-12, each rectangle represents a bin
packing of a group of cells (the internal detailed
packings of the cells in each block are not drawned).
Block 1 and block 4 are horizontal critical blocks while






Fig. 3-12. CRITICAL PATH ANALYSIS ON PLACEMENT
One or more critical blocks may be re-shaped to
reduce the length of the horizontal critical path or the
length of the vertical critical path. The chip area can
thus be reduced except when there are more than one
critical path along the processing direction. An example
will be shown at the end of this section.
Because the placement is generated repeatedly by
2-way partitioning and partition cut line is set
alternatively in horizontal direction and vertical
direction, so only one partition generated from a
horizontal cut line will be critical (provided that the
lengths of the two partitions are not equal) in the
horizontal critical path, refer to Fig. 3-13(a).
Similarly, only one partition generated from a vertical
cut line will be critical in the vertical critical path,
refer to Fig. 3-13(b). By an in-order tree traversal, one
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can mark out all the horizontal critical blocks and all
the vertical critical blocks. The maximum slack can also
be determined. The complexity of this tree traversal is
0(n) where n is total number of nodes in the partition








Fig. 3-13. A SAMPLE PLACEMENT(ABSTRAED)
Those blocks that lie on the critical paths are
selected as candidates to be re-shaped. For example, to
compress a block in the horizontal direction, the LENGTH
BOUND is shortened and the WIDTH BOUND.is widened before
the bin packing algorithm is invoked to place the cells in
this partition in different configurations. To compress a
block in the vertical direction, the WIDTH BOUND has to be
shortened and the LENGTH BOUND has to be widened and then
the bin packing algorithm is invoked to place the cells in
this partition in different configurations. Those blocks
that lie on both the horizontal critical path and the
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vertical critical path will not be selected as candidates
to improve the placement because a cell cannot be
compressed in both directions by shortening of the LENGTH
BOUND and the WIDTH BOUND (the shrinking phase has already
handled this case if possible). For a block that lies on
.both critical paths, improvement made on one direction is
obtained at the sacrifice of degradation on the other
direction. Hence, in the new algorithm, only those blocks
that lie on one critical path but not both are selected
for improvement. New length bound and width bound are
calculated for each block and the bin packing algorithm is
invoked to generate another placement of this block that
will favour the overall placement. In summary, the
critical path method is stated as follows:
loop
mark horizontal critical blocks in the partition tree
mark vertical critical blocks in the partition tree
block_x <-- select most promising block on the critical path:
re-calculate the new length bound and width bound of the bloc
bin pack block_x using new length bound and width bound
if new placement is better than old placement then
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Furthermore, critical blocks are selected to be
re-shaped according to a heuristic analysis to determine
how promising the re-shaping of the block will be,
ususally a block with large internal dead space gets high
rating. One difficulty in the critical path analysis
phase is that the width of the channels are ignored. In
fact, both horizontal critical path and the vertical
critical path may be different if channel widths are
considered. However, an accurate measurement of channel
widths can only be accomplished by an analysis of the
signal nets and the pin locations which are dependent on
the initial placement configuration. This constraint
cycle can only be broken by either assuming an initial
placement or. by assumming initial channel widths,
therefore, channel widths are taken as zero in the
algorithm. A 24 cells placement after the first three
phases of the algorithm is shown in Fig. 3-14(a). The
rightmost 6 cells belong to the same block (shaded in
Fig. 3-14). After critical path analysis phase, the
placement is changed to the one shown Fig. 3-14(b).
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(a) BEFORE CRITICAL PATH-ANALYSIS
(b) AFTER CRITICAL PATH ANALYSIS
Fig. 3-14. PLACEMENT AFTER CRITICAL PATH ANALYSIS PHASE
Page 3-43A NEW ALGORITHM
3.5 BLOCKWISE EXCHANGE PHASE
A main reason why the greedy approacn is usea in oin
packing phase is that such appoach allows blockwise
exchange of cells. Consider Fig. 3-7 in which a row of
cells is placed on the leftmost side of the free space.
Yet, it may also be placed on the rightmost side of the
free space. The overall length and the overall width of
the placement will not change but the total wiring length
of the placement may vary. Similarly, a row of cells may
be placed on the top side or the bottom side of a free
space. Therefore, for each bin packing.of a block of
cells, such blockwise exchange of cells can be employed to
reduce the total wiring length of a placement. Each block
of cells consists of a row of cells and a sub-block of
cells. A sub-block of cells is a grouping of cells within
a block that is bounded by a rectangle. The sub-block of
cells may consist of another row of cells and another
sub-block of cells. Therefore, the blockwise exchange of
cells is also applied to each sub-block of cells within
the block to reduce the total wiring length. This
blockwise exchange allows circuit designers to seek for a
local optimal solution on total wiring length in a quite
efficient way.
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The blockwise exchange method works on the partition
tree, it is defined as follows:
Procedure exchange block (block)
for each block
begin
try exchange the sub-block of cells with the
row of cells.
if new placement is better than old placement then
replace old placement with new placement
endif
call exchange block (sub-block)
end
In evaluating whether a new placement configuration
is better or not, a minimum spanning tree algorithm is
used to compute the total wiring length of all the nets
involved (in forms of spanning trees) in the exchanged
cells. If the total wiring length is less than before,
the new placement is considered favourable. A more
accurate approach may be done by using the rectilinear
steiner tree as a measurement or by using some routing
algorithms to calculate net length at the expense of
computation time.
Not only may blockwise exchange approach be done on
intra-block level, it may also be applied on inter-block
level. Since the partitioning phase has already
considered some cells as fixed during partitioning of
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other cells when applying either the terminal propagation
technique or the extended cut line technique, most of the
effort used in partitioning will be wasted if inter-block
level blockwise exchange is performed. Thus, in the new
algorithm, blockwise exchange is only performed on
intra-block level. Fig. 3-15(a) shows a placement of 16
cells. Fig. 3-15(b) shows the new placement after
blockwise exchange of cells with consideration of total
wiring length. The exchanged cells are shaded in
Fig. 3-15.
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(a) BEFORE BLOCKWISE EXCHANGE PHASE
(b) AFTER BLOCKWISE EXCHANGE PHASE
Fig. 3-15. PLACEMVIENT AFTER BLOCKWISE EXCHANGE PHASE
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3.6 FORCE-DIRECTED PAIRWISE EXCHANGE.PHASE
The total wiring length of a placement after the
first 5 phases may be further improved by a force-directed
pairwise exchange approach. In Fig. 3-16, the row of
cells corresponds to the row of cells in Fig. 3-7. Within
each row, the cells may be exchanged by swapping two cells
to further reduce total wiring length. The overall length






Fig. 3-16. FORCE-DIRECED PAIRWISE EXCHANGE
First of all, the connectivity of each cell in.. the
.row is analysed. The cells are then arranged in
descending order of their incident connections. The
incident connections to a cell C is measured as the number
of cells connect to cell C. This list is referred to as
the preference list. 1.
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The pairwise exchange process works as follows:
while preference list not empty do
begin
select the first cell
compute the resultant force acting on this cell.
If force is not zero then
movement direction= resultant force direction
do while
pairwise exchange with.its neighbour in the..
movement direction
if placement improved then







To check whether a new placement' is better, the
length of the minimum spanning tree of all the signal nets
that the cell participates, is used as a guideline. The
direction for movement of the cell is modelled by a
force-directed approach (refer to section 2.1.3) by
considering all cells connected to cell C exerting
attractive forces on it. The attractive forces may come
from all directions. According to Hooks' law, the force
should be proportional to the distance between the two
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cells. Furthermore, for large signal net, the force
imposed on a cell by another cell should be smaller than
for small signal net. Therefore, the force is set
inversely proportional to the signal net size. The force
equations are shown as follows:
where Nk represents signal net k and INk1 is the
total number of pins in the signal net k. Dyij is the
vertical distance between cell j and the moving cell i and
Dxij is the horizontal distance between cell j and the
moving cell i. Cell i and cell j both participate in
signal net k. In Fig. 3-16, the cells in the row are not
movable horizontally, therefore, forces in the horizontal
direction may be ignored and only forces in the vertical
direction are considered. If the resultant force points
downwards, swapping will be done for the cell and its
neighbour below it. If the resultant force points
upwards, swapping will be done for the cell and its
neighbour on top of it. Similary method is applied to the
cells in a horizontal row. After force-directed pairwise
exchange, the 16 cells placement shown in Fig. 3-15 is
changed to the one shown in Fig. 3-17.
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Fig. 3-17. PLACEMENT AFTER FORCE-DIRECTED PAIRWISE EXCHANGE
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3.7 SHIFTING PHASE
In the past 6 phases, cells belonging to different
partitions are restricted to stay within their original
partitions. The'overall size of an initial placement can
be reduced by shortening the maximum length or the maximum
width of the placement. This may be obtained if cells in
a partition are allowed to penetrate into other
partitions.
Consider a placement shown in Fig. 3-18(a). Grouping








The corresponding partition tree is shown in
Fig. 3-18(b). A more compact placement can be obtained by
shifting cell 6 in Fig. 3-18(a) to occupy dead space 1 and
then shifting cell 8 towards the left. The resultant


















Fig. 3-18. PLACEMENT- COMPACTION
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3.7.1 Extended Channel Constraint Graph
In order to further compact a placement, the Channel
Constraint graphs (CC graphs) by Lauther [Lauther79] are
extended.
A horizontal/vertical CC graph G(V,E) of a placement
consists of, V, the set of vertices and, E, the set of
edges such that each directed edge (i, j) represents a
rectangular cell with edge weight equal to the
length/width of the cell and each graph vertex represents
a vertical/horizontal channel. A vertex i models a
constraint that all those cells, represented by the
in-coming edges to vertex i, should be placed on the
left/top side of all those cells represented by the
out-going edges from vertex i in the horizontal/vertical
CC graphs. Fig. 3-19(a) and Fig. 3-19(b) show the
corresponding horizontal CC graph and the vertical CC
graph of the placement in Fig. 3-18(a). Note that
numerals associated with the edges are their labels.
Although the horizontal/vertical CC graphs can
represent the relative position of the cells so that
improvements to the placement can be achieved by
manipulating the graph vertices and edges, dead space is




An Extended Channel Constraint Graph (ECC graph) is
similar to a channel constraint graph except that dead
spaces are included as dummy edges. In an extended
horizontal/vertical channel constraint graph, each
directed edge (i,j) represents either a rectangular cell
with edge weight equal to the length/width of the cell or
a rectangular dead space with of zero edge weight.
Fig. 3-19(c) and Fig. 3-19(d) show the corresponding
extended horizontal channel constraint graph and the
extended vertical channel constraint graph of the
placement shown in Fig. 3-18(a). To distinguish between
cells and dead spaces, dummy edges are represented by
dotted lines. Furthermore, all dummy edges are labelled
by negative integers whereas other edges are labelled by
positive integers.
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(a) HORIZONTAL CO GRAPH (c) HORIZONTAL ECC GRAPH
(b) VERTICAL CC GRAPH
(d) VERTICAL ECC GRAPH
rig. 3-19. THE CC GRAPHS AND ECC GRAPHS
The horizontal ECC graph and the vertical ECC graph
are similar if a placement is rotated 90 degrees
clockwise, the previous vertical ECC graph will become the
new horizontal ECC graph and the previous horizontal ECC
graph will become the new vertical ECC graph. In the
following discussion, concentration is focused on the
horizontal ECC graph. Furthermore, the word graph will
denote horizontal ECC graph unless explicitly specified.
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During implementation, both ECC graphs are
represented by adjacency lists in which each list node
contains the identity of the cell or dead space that it
represents. A incidency edge list is also maintained for
each channel to record all the edges that are currently
incident to this channel. For example, the vertical
channel record of node 3 in the horizontal ECC graph shown







Ficr. 3-20. A CHANNEL RECORD IN AN ECC GRAPH
A directed edge in the graph that emerges from
channel i to channel j and represents cell k will be
denoted by (i, j, k) where k is a positive integer, while
a directed edge in the graph that connects channel i to
channel j and represents dead space k is denoted by
(i j -k) where k is a positive integer.
The length of a placement is the longest path from
the source node to the sink node in the horizontal ECC
graph and the width of a placement is the longest path
from the source node to the sink node in the vertical ECC
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graph. This is obvious because the weight of a graph edge
denoted by a solid line is assigned the length of the cell
it denotes.
3.7.2 Construction Of ECC Graph
Consider the horizontal ECC graph in Fig. 3-19(c).
For each channel in the given placement, a graph vertex is
assigned. Any two vertices located on the opposite sides
of the same cell or the opposite sides of the same dead
space will introduce a directed edge emerging from the
vertex representing channel with smaller x-coordinate
value to the vertex representing channel with larger
x-coordinate value. For the vertical ECC graph, the
process of aeneratina theranh is similar
Given a partition tree of a placement, a vertical
partition line will split an edge in the horizontal ECC
graph into two and generate a new edge in the vertical ECC
graph while a horizontal partition line will split an edge
in the vertical ECC graph into two and generate a new edge
in the horizontal ECC graph. For example, the partition
in Fig. 3-21(a) generates the horizontal ECC graph in
Fig. 3-21(b) and the vertical ECC graph in Fig. 3-21(c).
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(d) (e) (f)
Fig 3-21. MODIFICATION OF THE CC & ECC GRAPHS DURING PARTITIONING
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Furthermore, if a cut line generates two partitions
of different widths, dummy edges, representing dead spaces
must be inserted into the ECC graphs. A simple case is
shown in Fig. 3-21(d), Fig. 3-21(e) and Fig. 3-21(f).
By repeated traversing the partition tree, one can
easily construct the ECC graphs for a placement due to
partition. Fig. 3-22 shows the sequence of generating the
ECC graphs for the partition tree shown in Fig. 3-18(b).
The ECC graph constructed by the above method has one
important characteristic. An edge (i, j, Cl) and an edge
(j, k, C2) represent the fact that cell/dead space C1 and
cell/dead space C2 share the same channel j and cell/dead
space Cl should be placed on the left of cell/dead space
C2.
Given the length, the width and the orientation of
each cell in a placement, the corresponding ECC graphs are
sufficient to determine the location of each cell in the
placement by using a topological sort and a labelling
algorithm [Deo8O].





Fig. 3-2?. CONSTRUCTION OF THE ECC GRAPHS




Fig. 3-22. (CONT.) CONSTRUCTION OF THE ECC GRAPHS
3A NEW ALGORITHM
3.7.3 Compaction Of Placement
It is obvious that if vertices i and j are joined by
one or more edges, the placement may be compacted by
shifting the cells. In the ECC graph, this is equivalent
to shifting edges originating from node j towards node i.
Consider Fig. 3-18(a) and Fig. 3-19(c). The difference
between cells 5, 7 and cell 6 is that the vertical
boundary of dead space i completely encloses the vertical
boundary of cell 6 but not that of cell 5.or cell 7. The
shifting of cell 6 towards cell 2 will cause vertical
channel c to be splitted into two new channels and
therefore a modification of the ECC graphs.
In general, consider part of the horizontal ECC graph
in Fig. 3-23(a) where vertex k represents a vertical
channel, a dead space i is on the left of vertex k. The
vertical ECC graph of Fig. 3-23(a) is shown in
Fig. 3-23(c).
The outgoing edges of node k may be classified into
three groups:
Group g1*: Edges in this group representing those cells
which cannot be shifted into dead space i
because they are completely or partially on top
of dead space i. Cells 4 and 5 in Fig. 3-18(a)
relative to channel c and dead space 1 belong
to this group.
Group g2: Edges in this group representing those cells
3A NEW ALGORITHM
which cannot be shifted into dead space i
because they are completely or partially below
dead space i. For example, cell 7 in
Fig. 3-18(a) relative to channel c and dead
space 1 belongs to this group.
Edges in this group representing those cellsGroup g3
which can be shifted into dead space i. To
compact a placement, the cells in group 3 are
moved into the dead space, causing the dead
space to be divided into three portions. Of
course, three classes of dummy edges,
corresponding to these three portions' of dead
spaces, are introduced to the ECC graphs. The
first class of dummy edges is on top of the
shifted edges in group 3. The second class is
below the shifted edges and the third class is
relocated to the right of each shifted edges.
Cell 6 in Fig. 3-18(a) relative to channel c
and dead space 1 belongs to this group.
To illustrate these change, assume edges 11, 12
15,16 13,14 belong to groups gl, g2, g3 respectively.
Fig. 3-23(b) depicts the ECC graph after shifting process.
Similar procedure applies to the vertical ECC graph and
result is shown in Fig. 3-23(d).
The algorithm for shifting of cells is stated as
follows:





Fig. 3-23. MODIFICATION OF THE ECC GRAPHS
DURING PLACEMENT COMPACTION
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PROCEDURE TRY-IMPROVEMENT-HORIZONTALLY
given a vertex k and a vertex j and an dead space i
incident to k emerging from vertex j.
divide out-going edges of k into three groups, g1, g2
and g3{ as described in the previous page}
if g3 is not empty then{ some cells may be shifted}
if g1 is not empty then
create vertex Ng1 in-horizontal ECC graph to hold
all edges in g1
( Ng1 represents a splitted vertical channel}
for every edge'e*incident to k
where e is on top of dead space i do
mark edge eincident to vertex Ngl
for every edge a in gi do
mark edge e emerging from vertex Ng1
endif
if g2 is not empty then
create vertex Ng2 in. horizontal ECC graph to hold
all edges in g2
(Ng2 represents a splitted vertical channel}
for every edge e incident to k
where e is below dead space i
mark edge e incident to vertex N
g2
for every edge a in g2 do
mark edge e emerging from vertex Ng2.
endif
for every edge e in g3 do(shift edges in group g3}
insert edge e into vertex j
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insert dummy edge behind e in horizontal ECC graph to
represent propagated dead space
insert dummy edge parallel to e in vertical ECC graph
to represent propagated dead space
delete vertex k from the horizontal ECC graph
delete edge representing dead space i in the ECC graphs
if gi does not fill upper side of dead space i
completely then
create dead space edge from vertex j to vertex Ngl
add dummy edge to the vertical ECC graph
endif
if g2 does not fill lower side of dead space i
completely then
create dead space edge from vertex j to vertex Ng2
add dummy edge to the vertical ECC graph
endif
endif
For example, when procedure
try_improvement_horizontally acts on the placement shown
in Fig. 3-18(a), it creates a new placement shown in
Fig. 3-24(a) and the corresponding graphs in Fig. 3-19(c)
and Fig. 3-19(d) change to Fig. 3-24(b) and Fig. 3-24(c).
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(a) (b) (c)
Fig. 3-24. PLACEMENT AFTER TRY IMPROVEMENT_HORIZONTALLY PROCEDURE
Improvement in a vertical ECC graph is similar. Ir
fact, cell 6 in Fig. 3-18(a) may be replaced by a deac
space. In this case, the above procedure will cause c
reorganization of dead space, as shown in Fig. 3-25(a) anc
Fig. 3-25(b).
(a) (b)
Fig. 3-25. REORGANIZATION OF DEAD SPACES AFTER
TRY_IMPROVEMENT_HORI ZONTALLY PROCEDURE
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3.7.4 Dead Space Reorganization
Sometimes it is impossible to shift cells in the
placement graphs because the dead spaces are too small to
hold the adjacent cells. However, by reorganizing dead
space, cells may be shifted to improve a placement.
Consider the placement in Fig. 3-26(a), its
horizontal ECC graph in Fig. 3-26(b) and its vertical ECC




Fia. 3-26. A SAMPLE PLACEMENT
If dead space 2 and dead space 3 are reorganized to
form Fig. 3-27(a), Fig. 3-27(b) and Fig. 3-27(c), then
cell 4 may be shifted left to improve the placement.
Following is an algorithm for dead space reorganization.
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(a): (b)
(c)
Fig. 3-27. A SAMPLE PLACEMENT AFTER DEAD SPACE REORGANIZATION
PROCEDURE DEAD_SPACE_REORGANIZATION
let I be the incident edge list of node k
1 is a sequence 1 i2, in
find subsequence 1 .1. where
..., I. are all negative integers
{ ie. a set of adjacent dead spaces}
minimum_length= minimum length of 1,..., lj
minimum_width= sum of width of 1,..., 1.
create dummy edge d representing dead space with
length= minimum_length and width= minimum_width,
{ create a reorganized dead space}
set edge d incident to vertex k
create a new vertex m
set edge d emerging from vertex m
for every edge (Sa, sfe, C) in lj, 1.
length of the edge= length of the edge- minimum_length
if length of the edge= 0 then
delete the edge
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set all edges incidenting to incident to vertex m
else
set the edge incident to vertex m
end if
For example, the horizontal ECC graph in Fig. 3-28(a)




Fig. 3-28. DEAD SPACE REORGANIZATION
Whether this reorganization is beneficial Is a
complicated question because a dead space reorganization
that enhances improvement in the horizontal direction may
hinder improvement in the vertical direction while a dead
space reorganization that enhances improvement in the
vertical direction may hinder improvement in the
horizontal direction.
Channel splitting of the above approach may somehow
cause the cummulation of dead space, as shown in
Fig. 3-24(a). The dead spaces may still be compacted by
the DEAD_SPACE_ORGANIZATION procedure.
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After dead space reorganization and re-run the
procedure try_improvement_horizontally, a new placement of
Fig. 3-24(a) is shown in Fig. 3-29(a), Fig. 3-29(b) and
Fig. 3-29(c).
(a) (b) (c)
Fig. 3-29. PLACEMENT AFTER SHIFTING
In practice, only those horizontal critical cells and
vertical critical cells are selected to shift. Horizontal
critical cells and vertical critical cells can be found by
a critical analysis method [Deo80].
CHAPTER 4
EXAMPLES AND EVALUATIONS
The placement algorithm has been coded in Pascal ror
testing and evaluation. The source codes involves
approximately 15,000 lines of Pascal statements. The
program runs on a VAX780 under the VMS operating system.
The alaorithm comprises of 7 phases.
Phase AimPhase NameNo.
reduction of total wiring lengthPartitioning1
reduction of total dead spaceBin Packing2
reduction of total dead spaceShrinking3
reduction of total dead spaceCritical Path Analysis4
reduction of total wiring lengthBlockwise Exchange5
reduction of total wiring length6 Force-directed
Pairwise Exchange
reduction of total dead space.Shifting7
TABLE 4-1. SUMMARY OF ALL PHASES
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The terminal propagation technique [Dunlop85] has
been programed to compare with the extended cut line
approach. The rectilinear steiner tree algorithm
[Hanan66] used in the terminal propagation technique in
Dunlop's approach Is replaced by a divide-and-conquer
algorithm [Komlos85]. The divide and conquer algorithm is
much faster but performance may be slightly poorer.
The CPU time required by each phase of the algorithm
is logged. Comparisons on efficiency are based on these
logged data. Resultant placements are displayed on a
graphic display which is divided into 3 viewports. The
left viewport shows the graphical representation of the
resultant placement. The top right viewport shows the 6
input parameters used to tune the algorithm. They are:
Balance Ratio used to calculate the upper bound and
the lower bound of the size of a partition during
partitioning phase. Refer to section 3.1.1:
Size Bound used to stop the partitioning process when
the number of cells assigned to an area is less than the
size bound. Refe to section 3.1.
SG Bound used to avoid the termination of the
partitioning process h osed., by the size bound if the
ratio of internal connections to external connections of a
group of cells, is greater than-SG bound. Refer to section
3.1.4.
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Adjustment Ratio used to adjust the partition cut
line to favour bin packing of a group of cells with low
degree of freedom per unit area. Refer to section 3.1.3.
Area Factor is a tentative value given to the length
bound and width bound of-the chip. The length bound and
width bound are calculated as follows':
length bound= sum of sizes of all cells x area factor
width bound= sum of sizes of all cells x area factor
Shrinkin Factor used to adjust the rate of block
shrinking in shrinking phase. Refer.to section 3.3.
The bottom right viewport shows the results. Chip
length and chip width measure the smallest rectangle that
includes all the cells.. Net length measures the sum of
the lengths of all the edges of the minimum spanning trees
required to join all the signal nets. Phase 1 to phase 7
show the CPU time required by each phase. Row of Phase 2
measures the time required for the bin packing algorithm
including the time required for shrinking. Phase 3
measurement is a bit different from the description of the
shrinking phase in chapter 3.. It only measures the time
required to compact a placment.
Three different approaches are tested. They are the
Pure Bin Packing Approach without partitioning (refers to
as PBP Approach), the developed algorithm with the
Terminal Proprogation technique (refers'to as TP Approach)
and the developed algorithm with the Extended Cut Line
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approach (refers to as ECL Approacn). The PBP Approach is
used to test the efficiency of the bin packing algorithm
in optimizing total dead spaces, while the TP approach is
programmed to compare with the ECL approach to see which
one is better.
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4.1 THE FIRST EXPERIMENT
The first set of data includes 16 cells and 36 signal
nets. The data in the data set is generated by a random
number generator. The three different approaches are
Figs. 4-1(3), 4-l(b), 4-l(c) and 4-l(d) show the
resultant placements of the data set generated by the PBP
approach after the bin packing phase, the blockwise
exchange phase, the force-directed pairwise exchange
phase, the shifting phase respectively. Fig. 4-1(e) shows
the resultant placement and the minimum spanning trees
connecting all the signal nets. The PBP approach does not
involves partitioning, therefore, the corresponding CPU
time for phase 1 is zero. Since there is only one block
of cells, the critical path analysis method cannot be























Overa = 9.12000E+00 si
(a) AFTER BIN PACKING PHAS
Fig. 4-1. PLACEMENT BY THE PBP APPROACH (1ST EXPERIMENT!






























































(c) AFTER FORCE-DIRECTED RELAXATION PHASE
Fia. 4-1. (CONT.) PLACEMENT BY THE PBP APPROACH (1ST EXPERIMENT)






































































(e) AFTER CONNECTING MINIMUM SPANNING TREES
Fig. 4-1. (CONT.) PLACEMENT BY THE PBP APPROACH (1ST EXPERIMENT)
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Figs. 4-2(a), 4-2(b), 4-2(c), 4-2(d), 4-2(6), 4-2(f)
and 4-2(g) show the resultant placements generated by the
TP approach after each phase. Fig. 4-2(h) shows the
resultant placement of the data set with minimum spanning













Phase 1 3.S0000E-01 sec
3verai i 3.80000E-01 sec
























(b) AFTER BIN PACKING PHASE
Fig. 4-2. PLACEMENT BY THE TP APPROACH (1ST EXPERIMENT)






















































(d) AFTER CRITICAL PATH ANALYSIS PHASE
Fig. 4-2. (CONT.) PLACEMENT BY THE TP APPROACH (1ST EXPERIMENT)






























































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Fig. 4-2. (CONT.) PLACEMENT BY THE TP APPROACH (1ST EXPERIMENT)






































































(h) AFTER CONNECTING MINIMUM SPANNING TREES
Flq. 4-2. (CONT.) PLACEMENT BY THE TP APPROACH (1ST EXPERIMENT)
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Figs. 4-3(a), 4-3(b), 4-3(c), 4-3(d), 4-3(e), 4-3(f)
and 4-3(g) show the resultant placements generated by the
ECL approach after each phase. Fig. 4-3(h) shows the
resultant placement of the data set with minimum spanning













Phase i 3.10000E-01 sec
Overa11 3.10000E-01 sec
























(b) AFTER BIN PACKING PHASE
Fig. 4-3. PLACEMENT BY THE ECL APPROACH (1ST EXPERIMENT)






















































(d) AFTER CRITICAL PATH ANALYASIS PHASE
Fig. 4-3. (CONT.) PLACEMENT BY THE ECL APPROACH (1ST EXPERIMENT)































































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Fig. 4-3. (CONT.) PLACEMENT BY THE ECL APPROACH (1ST EXPERIMENT)






































































(h) AFTER CONNECTING MINIMUM SPANNING TREES
Fig. 4-3. (CONT.) PLACEMENT BY THE ECL APPROACH (1ST EXPERIMENT)
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Comparing the total signal net lengths (in form of
minimum spanning trees), results show that the ECL
approach is the best, with total signal net length equal
to 686 unit. The PBP approach is the worst as expected,
with total signal net length equals to 803 unit. The TP
approach needs 772 units. By subsititing the terminal
propagation technique with the extended cut line approach,
this example shows an decrease of 12% of the total signal
net length a quite significant difference. Result
shows that the terminal propagation technique requires an
additional 0.07 CPU seconds, approximate 22% of the total
CPU time taken by the partitioning phase in the ECL
approach.
As a total, the ECL approach requires about 7.34 CPU
seconds. For the seven phases of ECL approach, the CPU
















The blockwise exchange phase and the bin packing
phase are the bottlenecks of the algorithm and occupy
totally 79.696 CPU time..
Speaking of execution time, the TP approach is the
best in this example., Comparing chip areas, the ECL
approach is the best. The PBP approach achieves
approximately the same chip area but the advantage in chip
area may disappear during routing because of its high
total signal net length. A comparison table (Table 4-1'.)
on chip area is shown as below (normalized by the figure
of the PBP approach):
Chip Area Normalized Value
PBP Approach 5.0838E+04 1
ECL Approach 5.0830E+04 1
TP Approach 5.6088E+04 1.1
TABLE 4-2. CHIP AREA COMPARISON ON THE THREE APPROACHES
The compactness in chip area of the PBP approach is a
predictable result because the pure bin packing approach
aims at optimizing dead space even at the sacrifice of.
increasing total wiring length and computation time.
4.2 THE SECOND EXPERIMENT
Figs. 4-4 and 4-5 show the results of another example
with 24 cells and 54 signal nets. The data in the data
set is generated by a random number generator. Only the
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ECL approach and the TP approach have been tested.
Figs. 4-4(a); 4-4(b), 4-4(c), 4-4(d) 4-4(e), 4-4(f)
and 4-4(g) show the resultant placements generated by the
TP approach after each phase. Fig. 4-4(h) shows the
resultant placement of the data set with minimum spanning
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(b) AFTER BIN PACKING PHASE
Fig. 4-4. PLACEMENT BY THE TP APPROACH (2ND EXPERIMENT!






















































(d) AFTER CRITICAL PATH ANALYSIS PHASE
Fig. 4-4. (CONT.) PLACEMENT BY THE TP APPROACH (2ND EXPERIMENT)






























































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Ficr. 4-4. (CONT.) PLACEMENT BY THE TP APPROACH (2ND EXPERIMENT)






































































fhl AFTER CONNECTING MINIMUM SPANNING TREEc
TTin A-A fcnNT.l PLACEMENT RV THE TD fiDDOnAPU 10Mn EFPERTMENT
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Figs. 4-5(a), 4-5(b) 4-5(c), 4-5(d), 4-5(e), 4-5(f)
and 4-5(g) show the resultant placements generated by the
ECL approach after each phase. Fig. 4-5(h) shows the
resultant placement of the data set with minimum spanning






































(b) AFTER BIN PACKING PHASE
Fig. 4-5. PLACEMENT BY THE ECL APPROACH (2ND EXPERTMENTM






















































(d) AFTER CRITICAL PATH ANALYSIS PHASE
Fig. 4-5. (CONT.) PLACEMENT BY THE ECL APPROACH (2ND EXPERIMENT)






























































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Fig. 4-5. (CONT.) PLACEMENT BY THE ECL APPROACH (2ND EXPERIMENT]






































































(h) AFTER CONNECTING MINIMUM SPANNING TREES
Fig. 4-5- (CONT.) PLACEMENT BY THE ECL APPROACH (2ND EXPERIMENT)
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The ratios of chip area, total signal net lengths and
overall CPU time in this example are shown in Table 4-2.
TP approach ECL approach
chip area 1 1.02
total signal net length 1 0.87
overall CPU time 1 1.17
TABLE 4-3. COMPARISON BETWEEN TP APPROACH AND ECL APPROACH
This example shows similar' result as the first
example except that the TP approach in this example is
better in chip area than the ECL approach but worser than
the ECL approach in total wiring length. More CPU time is
required in the ECL approach to preform placement
improvement in the blockwise exchange phase. The
blockwise exchange phase and the bin packing phase take up
80% CPU time in the ECL approach.
4.3 THE THIRD EXPERIMENT
Fig. 4-6 shows an IC layout using a fully custom
design approach. The data set comes from a leading
manufacturer of very large scale integrated circuits in
the world. The data set includes two types of information
(1) a hand-layout by circuit designers, as shown in
Fig. 4-6. (2) a signal net list of the IC layout.
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The IC layout shown in Fig. 4-6 includes four types
of devices capacitors, resistors, diodes and
transistors. There are totally 275 cells and 163 signal








Fig. 4-6. A REAL LAYOUT BY FULLY CUSTOM APPROACH
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The chip area is 1.8 mm x 1.92 mm. In the layout,
several devices, such as resistors, are grouped together
to reduce chip area and therefore generate some irregular
shape cells. Capacitors are tailor-made to reduce dead
space and thus have irregular shapes.
Since. the program assumes the function cells are
rectangular in shape. Therefore, original data is
transformed before testing. Devices that have been
grouped together by circuit designers are broken down into
individual device of rectangular blocks. Irregular shape
capacitors are transformed to rectangular blocks.
Following assumptions are made during the conversion of
data.
1. Assume the capacitance of a capacitor mainly depends on
its area. Therefore, irregular shape capacitor are
reduced to rectanglar block of the same size.
Furthermore, the area of a capacitor measured in
Fig. 4-6 includes isolation area around the boundary of
the capacitor. The total size of the isolation area,
thus, is assumed to be proportional' to the perimeter of
its area measured in Fig. 4-6.' Among the 20 capacitors
shown in Fig. 4-6, ten of them, with their areas and
perimeters known, are selected as data for regression
analysis. A regression formula is then set up to
interpolate the capacitor area (in mm sq.) on its
capacitance and the area perimeters. The formula found
is :
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Area= (-1487.66+ b44.23 capacitance+ 1i4u perimeter)/ 25000
When a capacitor is transformed to a rectangular
block, its length and width are set approximately as
measured in Fig. 4-6.
2. In Fig. 4-6, several resistors are grouped and placed
in an island to reduce the amount of total isolation
area. When such group of resistors is split up, it is
assumed that the resistance of a resistor mainly
depends on its area measured in Fig. 4-6. Therefore, a
group of resistors is broken into individual devices
with areas proportional to resistances. The aspect
ratio of the devices are set approximately to the same
measurement as in Fig. 4-6.
3. The 18 bonding pins are temporary ignored. They may be
later attached to the boundary of resultant placement.
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Figs. 4-7(a), 4-7(b), 4-7(c), 4-7(d), 4-7(e),
4—7(f) and 4-7(g) show the resultant placements
generated by the TP approach after each phase. The







































(b) AFTER BIN PACKING PHASE
Fig. 4-7. PLACEMENT BY THE TP APPROACH (3RD EXPERIMENT)






















































(d) AFTER CRITICAL PATH ANALYSIS PHASE
Fig. 4~7. (CONT.) PLACEMENT BY THE TP APPROACH (3RD EXPERIMENT)






























































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Fig. 4-7. (CONT.) PLACEMENT BY THE TP APPROACH (3RD EXPERIMENT)



































(gj AFTER SHIFTING PHASE
Fig. 4-7. (CONT.) PLACEMENT BY THE TP APPROACH (3RD EXPERIMENT)
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Figs. 4-8(3), 4-8(b), 4-8(c), 4-8(d) 4-8(6),
4-8(f) and 4-8(g) show the resultant placements
generated by the ECL approach after each phase. The














Phase 1 9.28000E+00 sec
Overs11 9.28000E+00 sec
























(b) AFTER BIN PACKING PHASE
Fig. 4-8. PLACEMENT BY THE ECL APPROACH (3RD EXPERIMENT)



























wr w: i 3.66O40E+02 sec




























(d) AFTER CRITICAL PATH ANALYSIS PHASE
Fig. 4-8. (CONT.) PLACEMENT BY THE ECL APPROACH (3RD EXPERIMENT)






























































(f) AFTER FORCE-DIRECTED RELAXATION PHASE
Fig. 4-8. (CONT.) PLACEMENT BY THE ECL APPROACH (3RD EXPERIMENT)



































(g) AFTER SHIFTING PHASE
Ficr. 4-8. (CONT.) PLACEMENT BY THE ECL APPROACH (3RD EXPERIMENT)
The ratios of chip area and total signal net
lengths in this example are shown in Table 4-3 (the
chip area ratios are normalized by the size of the
placement by human, shown in Fig. 4-6):
chip area ratio
signal net length ratio
overall CPU time ratio






TABLE 4-4. COMPARISON BETWEEN TP APPROACH AND ECL APPROACH
4EXAMPLES AND EVALUATIONS
The total wiring length of the manual layout shown
in Fig. 4-6 is unknown to the author, thus, no
comparison can be done on total wiring length between
manual layout and machine layout shown in Fig. 4-8(g).
Compared with manual layout shown in Fig. 4-6,
both the TP approach and the ECL approach introduce an
additional 13% area in placement (if bonding pins are
considered, the increase in area should be higher).
But the placement shown in Fig. 4-6 requires'a human
designer several months to generate while the developed
program achieves its solution in minutes.
The relative locations of the cells in the manual
layout vary greatly with the relative locations of the
cells in the machine layout. It is mainly due to the
fact that homogeneous devices are grouped together by
the human designer during manual layout, while in
machine layout, these-devices are treated as individual
devices.
The same example but with size bound equal to 6
(i.e., the total number of cells in a partitioned group
is at most equal to 6). gives different results.
Fig. 4-9(a) shows the resrtil taut placement.of the TP
approach Fig'. 4-9 (b) shove the resultant placement of
the. ECL approach. The resultant placement of the ECL
approach is better than TP approach both in chip area
and total signal net length.







































































Fig. 4-9. PLACEMENT BY ECL APPROACH WITH SIZE BOUND= 6
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In Figs. 4-10(a), 4-10(b) and 4-10(c), the
cummulative CPU time of different approaches in the
three experiments are presented. Most of the CPU time
is spent on the blockwise exchange phase for small data
sets, as shown in Figs. 4-10(a) and 4-10(b) while most
of the CPU time is spent on the bin packing phase for
large data set, as shown in Fig. 4-10(c). Judging ffom
the experiments, the bin packing phase is the
bottleneck of the algorithm.
C0MV1ULATIVE CPU TIME
( TN SF.C.)
Fig. 4-10(a) CUMMULATIVE CPU TIME OF DIFFERENT
APPROACHES IN THE FIRST EXPERIMENT
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COMMUTATIVE CPU TIME
(IN SEC J
Fig. 4-10(bj CUMMULATIVE CPU TIME OF DIFFERENT
APPROACHES IN THE SECOMn eypfrtmrmt
COMMUTATIVE CPU TIME
(IN SEC.)
Fig. 4-10(c) CUMMULATIVE CPU TIME OF DIFFERENT
APPROACHES IN THE THIRD EXPERIMENT
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In Figs 4-11.(a) and 4-11(b), the reduction of
placement area by different phases of the algorithms
are analysed. Since phase 1 and phase 2 require only a
1-entnt i vo vn 1 n fnr -t-he chip nren 1 n nrrr1Ar to procper1
area comparison makes sense only after phase 3--- the
shrinking phase, thus, chip area in Figs. 4-11(a) and
4-11(b) are normalized by the area obtained after phase.
3. Furthermore, there is no significant area reduction
for the first experiment, so the corresponding figure
is skipped and only the ones for the second experiment
and the third experiment are shown. The overall
reduction in placement area in the experiments are less
than 10%
AREA (NORMALIZED BY AREA
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Fig. 4-11(a) REDUCTION OF PLACEMENT AREA OF DIFFERENT
APPROACHES IN THE SECOND EXPERIMENT
4EXAMPLES AND EVALUATIONS
AREA (NORMALIZED BY AREA
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Fig. 4-11(b) REDUCTION OF PLACEMENT AREA OF DIFFERENT




5.1 TP APPROACH VS ECL APPROACH
mere is no surricient eviaence tnat the TY approach
is better than the ECL approach or vice versa. In some
examples in chapter 4, the ECL approach achieves lower
total signal net lengths (in form of minimum spanning
trees) but in other examples, the TP approach achieves
lower total signal net lengths.
The occurence of such phenomenon may be probably due
to the fact that Schweikert and Kernighan's partition
algorithm (with the TP approach or the ECL approach), when
applied to random cells, is not a very effective heuristic
operation. It only considers net cut and ignores the
variation of cell sizes and cell shapes within each
partition. Hence when all the individual bin packing
solutions are combined, a lot of dead space is introduced.
Although-the shrinking phase, the critical path analysis
phase are capable of reducing the overall dead space to a
certain local minimum, the relative positions of the cells
determined by the partitioning algorithm restrict further
improvement in the overall placement. The difference
5CONCLUSIONS AND DISCUSSION
between the TP approach and the ECL approach is mainly
contributed by different partitions generated during, the
partitioning phase. Judging from the experiments, the TP
approach and the ECL approach show no significant
difference
5.2 ON THE HIERARCHICAL LAYOUT OF VLSI
In VLSI layout, a hierarchical problem decomposition
is adopted to lay down a circuit hierarchically. In
general, the VLSI circuit is repeatedly divided into
different sub-circuits until each sub-circuit can be laid
down efficiently. Circuit decomposition is done in a top
down fashion. Based on the decomposition, a designer
works bottom up to lay down different parts of a circuit
and then combines them to form a complete layout. During
a hierarchical layout decomposition, it is necessary for a
designer to evaluate whether a decomposition is good or
bad based on connectivity, channel density, dead space,
etc. If the decomposition is not good enough, improvement
should be made to refine the decomposition before a
circuit designer starts to work on each decomposed
sub-problems. Therefore, if the layout task can be
thoroughly automated in future, there must exist an
efficient algorithm to do the problem decomposition,
otherwise, hierarchical layout decomposition is still only
a theo y and not a practical experience. Currently, there
does not exist such an algorithm. Schweikert and
Kernighan's algorithm is still far from such an algorithm.
5CONCLUSIONS AND DISCUSSION
Clustering algorithms or partitioning algorithms that do
not consider the bin packing problem will probably not be
successful in random cell layout.
Thus, further enhancement of the placement program
may be a replacement of Schweikert and Kernighan's
algorithm by a partitioning algorithm that consider
connectivity, cell shapes and cell sizes at the same time.
5.3 THE ECC GRAPHS
The shifting phase, which is intended to break the
restriction imposed by the* partition algorithm,
contributes a lot to the improvement of the overall chip
area and wiring length of *a placement. This can be
observed in the examples.shown in chapter 4. The ECC
graphs, which emphasize on the relationships between dead
spaces and cells, may be important to further improvement
of a placement by local exchange of cells. For example, a
cell on the critical path may, be retrieved and placed to
fill a dead'space.
Many circuit designers believe that fully automated
layout program never produce results that are competitive
with those produced by human designers Therefore, in
many layout system, human intervention is a deterministic
factor for a successful and applicable layout system.
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Several circuit designers, after observing the
behaviour of the developed program, suggest that the
program should allow human intervention after each phase
to improve the placement. The ECC graphs provides a data
structure to support further enhancement of the placement
algorithm by employing human intervention and by
performing intensive local exchange of cells.
Furthermore, the channel intersection graph [Preas79]
used in routing y other researchers is...nable to model
dead space. Thus, during routing, dead space cannot be
fully utilized as routing area. The EEC graphs may shed
some light to solve this problem.
5.4 A.I. APPROACH TO ANALOG IC LAYOUT
Employing Artificial Intelligent approaches to the
layout and design of integrated circuits is popular in the
past few years, but their efficiency and effectiveness are
controversial [Kirk].
To the author's opinion, both the heuristic search
approach and the'general and test'approach are inefficient
to deal with integrated circuit layout, especially when
the'total number of cells-and signal nets to be considered
is very large. The major reason is that there, does not
exist sufficient constraints to narrow down the search
space (a constraint may be that cell i and cell j must be
placed adjacent to each other, bonding pins must locate on
chip boundary, etc). In digital IC layout, the number of
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constraints is small, therefore, pruning will not be
efficient and the 'generate and test' approach will be
similar to an exhaustive search approach. Only when a
circuit designer specifies a set of tight constraints. to
be imposed during layout of a circuit will the 'generate
and test' and the heuristic search with constraint pruning
approach become efficient. But in real case, a circuit
designer rarely do so in designing digital IC. In some
practical systems, a circuit designer may be required to
specify a seed or a necleus of critical cells according to
his previous experience to guide the overall layout
process.
The 'generate and test' with constraint pruning would
be useful in analog IC design and layout mainly because,
in this problem domain, the number of constraints to be
considered is large enough to restrict and narrow down the
search space and hence the 'generate and test' approach
should be efficient.
Constraints, in general,,are beneficial to problem
solving approaches that involve searching but is harmful
to procedural problem solving approaches. Therefore, in
dealing with problems with many constraints, expert system
approach is considered better than algorithmic approach.
In fact, there already exists some prototype systems for
IC design [Kbwalski83] and IC layout [Gajski84, Kim84,
Steinberg84] that adopt an expert system approach or an
artificial intelligent approach.
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In practical cases, digital IC layout can hardly be
done by an expert system mainly because the total number
of devices to be integrated on a wafer is too large to be
handled by an expert system using condition matching. As
a rule of thumb by Frederick, expert system approach is
still not mature enough to deal with those problems that
are too hard for human [Fredereick83]. Digital IC design
and layout falls in this domain.
Compared with digital IC, the scale of analog IC is
much smaller, usually involves less than a few hundred
cells. This problem size is reasonable for an expert
system.
5.5 CONCLUSION
Placement problem in VLSI layout of random cells has
been attacked for the past two decades, but still no one
has successfully produced an algorithm that can generate
placement competitive with human designers using a fully
custom approach. The major reason is that the bin packing
problem in random cell is so, hard that it is usually
ignored. In this thesis, the author tries to attack the
bin packing problem in different phases of the developed
algorithm. The developed algorithm is only a prototype,
not a commerical product. It has certain deficiencies but
is capable of sheding some light to overcome the bin
packing problem in random cell placement.
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Results show that the resultant placements generated
by the algorithm are quite compact in size, but are not as
good as the ones derived by human circuit designer using a
fully custom approach. However, execution time.of the
algorithm is far. less. than. that required by a human
designer to hand place the cells.
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